]> git.ipfire.org Git - thirdparty/gcc.git/blob - gcc/config/rl78/rl78.h
projects / thirdparty / gcc.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
Turn HARD_REGNO_NREGS into a target hook
[thirdparty/gcc.git] / gcc / config / rl78 / rl78.h
1 /* GCC backend definitions for the Renesas RL78 processor.
2 Copyright (C) 2011-2017 Free Software Foundation, Inc.
3 Contributed by Red Hat.
4
5 This file is part of GCC.
6
7 GCC is free software; you can redistribute it and/or modify it
8 under the terms of the GNU General Public License as published
9 by the Free Software Foundation; either version 3, or (at your
10 option) any later version.
11
12 GCC is distributed in the hope that it will be useful, but WITHOUT
13 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
14 or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
15 License for more details.
16
17 You should have received a copy of the GNU General Public License
18 along with GCC; see the file COPYING3. If not see
19 <http://www.gnu.org/licenses/>. */
20 \f
21
22 #define RL78_MUL_NONE (rl78_mul_type == MUL_NONE)
23 #define RL78_MUL_G13 (rl78_mul_type == MUL_G13)
24 #define RL78_MUL_G14 (rl78_mul_type == MUL_G14)
25
26 #define TARGET_G10 (rl78_cpu_type == CPU_G10)
27 #define TARGET_G13 (rl78_cpu_type == CPU_G13)
28 #define TARGET_G14 (rl78_cpu_type == CPU_G14)
29
30 #define TARGET_CPU_CPP_BUILTINS() \
31 do \
32 { \
33 builtin_define ("__RL78__"); \
34 builtin_assert ("cpu=RL78"); \
35 \
36 if (RL78_MUL_NONE) \
37 builtin_define ("__RL78_MUL_NONE__"); \
38 else if (RL78_MUL_G13) \
39 builtin_define ("__RL78_MUL_G13__"); \
40 else if (RL78_MUL_G14) \
41 builtin_define ("__RL78_MUL_G14__"); \
42 \
43 if (TARGET_G10) \
44 builtin_define ("__RL78_G10__"); \
45 else if (TARGET_G13) \
46 builtin_define ("__RL78_G13__"); \
47 else if (TARGET_G14) \
48 builtin_define ("__RL78_G14__"); \
49 } \
50 while (0)
51
52 #undef STARTFILE_SPEC
53 #define STARTFILE_SPEC "%{pg:gcrt0.o%s}%{!pg:crt0.o%s} crtbegin.o%s"
54
55 #undef ENDFILE_SPEC
56 #define ENDFILE_SPEC "crtend.o%s crtn.o%s"
57
58 #undef ASM_SPEC
59 #define ASM_SPEC "\
60 %{mrelax:-relax} \
61 %{mg10:--mg10} \
62 %{mg13:--mg13} \
63 %{mg14:--mg14} \
64 %{mrl78:--mg14} \
65 %{mcpu=g10:--mg10} \
66 %{mcpu=g13:--mg13} \
67 %{mcpu=g14:--mg14} \
68 %{mcpu=rl78:--mg14} \
69 "
70
71 #undef LINK_SPEC
72 #define LINK_SPEC "\
73 %{mrelax:-relax} \
74 %{!r:--gc-sections} \
75 "
76
77 #undef LIB_SPEC
78 #define LIB_SPEC " \
79 --start-group \
80 -lc \
81 -lsim \
82 %{fprofile-arcs|fprofile-generate|coverage:-lgcov} \
83 --end-group \
84 %{!T*: %{msim:%Trl78-sim.ld}%{!msim:%Trl78.ld}} \
85 "
86 \f
87
88 #define BITS_BIG_ENDIAN 0
89 #define BYTES_BIG_ENDIAN 0
90 #define WORDS_BIG_ENDIAN 0
91
92 #ifdef IN_LIBGCC2
93 /* This is to get correct SI and DI modes in libgcc2.c (32 and 64 bits). */
94 #define UNITS_PER_WORD 4
95 /* We have a problem with libgcc2. It only defines two versions of
96 each function, one for "int" and one for "long long". Ie it assumes
97 that "sizeof (int) == sizeof (long)". For the RL78 this is not true
98 and we need a third set of functions. We explicitly define
99 LIBGCC2_UNITS_PER_WORD here so that it is clear that we are expecting
100 to get the SI and DI versions from the libgcc2.c sources, and we
101 provide our own set of HI functions, which is why this
102 definition is surrounded by #ifndef..#endif. */
103 #ifndef LIBGCC2_UNITS_PER_WORD
104 #define LIBGCC2_UNITS_PER_WORD 4
105 #endif
106 #else
107 /* Actual width of a word, in units (bytes). */
108 #define UNITS_PER_WORD 1
109 #endif
110
111 #define SHORT_TYPE_SIZE 16
112 #define INT_TYPE_SIZE 16
113 #define LONG_TYPE_SIZE 32
114 #define LONG_LONG_TYPE_SIZE 64
115
116 #define FLOAT_TYPE_SIZE 32
117 #define DOUBLE_TYPE_SIZE 32 /*64*/
118 #define LONG_DOUBLE_TYPE_SIZE 64 /*DOUBLE_TYPE_SIZE*/
119
120 #define DEFAULT_SIGNED_CHAR 0
121
122 #define STRICT_ALIGNMENT 1
123 #define FUNCTION_BOUNDARY 8
124 #define BIGGEST_ALIGNMENT 16
125 #define STACK_BOUNDARY 16
126 #define PARM_BOUNDARY 16
127
128 #define STACK_GROWS_DOWNWARD 1
129 #define FRAME_GROWS_DOWNWARD 1
130 #define FIRST_PARM_OFFSET(FNDECL) 0
131
132 #define MAX_REGS_PER_ADDRESS 1
133
134 #define Pmode HImode
135 #define POINTER_SIZE 16
136 #undef SIZE_TYPE
137 #define SIZE_TYPE "unsigned int"
138 #undef PTRDIFF_TYPE
139 #define PTRDIFF_TYPE "int"
140 #undef WCHAR_TYPE
141 #define WCHAR_TYPE "long int"
142 #undef WCHAR_TYPE_SIZE
143 #define WCHAR_TYPE_SIZE BITS_PER_WORD
144 #define POINTERS_EXTEND_UNSIGNED 1
145 #define FUNCTION_MODE HImode
146 #define CASE_VECTOR_MODE Pmode
147 #define WORD_REGISTER_OPERATIONS 1
148 #define HAS_LONG_COND_BRANCH 0
149 #define HAS_LONG_UNCOND_BRANCH 0
150
151 #define MOVE_MAX 2
152 #define STARTING_FRAME_OFFSET 0
153
154 #define TRULY_NOOP_TRUNCATION(OUTPREC, INPREC) 1
155
156 #define ADDR_SPACE_NEAR 1
157 #define ADDR_SPACE_FAR 2
158
159 #define HAVE_PRE_DECCREMENT 0
160 #define HAVE_POST_INCREMENT 0
161
162 #define MOVE_RATIO(SPEED) ((SPEED) ? 24 : 16)
163 #define SLOW_BYTE_ACCESS 0
164
165 #define STORE_FLAG_VALUE 1
166 #define LOAD_EXTEND_OP(MODE) ZERO_EXTEND
167 \f
168
169 /* The RL78 has four register banks. Normal operation uses RB0 as
170 real registers, RB1 and RB2 as "virtual" registers (because we know
171 they'll be there, and not used as variables), and RB3 is reserved
172 for interrupt handlers. The virtual registers are accessed as
173 SADDRs:
174
175 FFEE0-FFEE7 RB0
176 FFEE8-FFEEF RB1
177 FFEF0-FFEF7 RB2
178 FFEF8-FFEFF RB3
179 */
180 #define REGISTER_NAMES \
181 { \
182 "x", "a", "c", "b", "e", "d", "l", "h", \
183 "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15", \
184 "r16", "r17", "r18", "r19", "r20", "r21", "r22", "r23", \
185 "r24", "r25", "r26", "r27", "r28", "r29", "r30", "r31", \
186 "sp", "ap", "psw", "es", "cs" \
187 }
188
189 #define ADDITIONAL_REGISTER_NAMES \
190 { \
191 { "ax", 0 }, \
192 { "bc", 2 }, \
193 { "de", 4 }, \
194 { "hl", 6 }, \
195 { "rp0", 0 }, \
196 { "rp1", 2 }, \
197 { "rp2", 4 }, \
198 { "rp3", 6 }, \
199 { "r0", 0 }, \
200 { "r1", 1 }, \
201 { "r2", 2 }, \
202 { "r3", 3 }, \
203 { "r4", 4 }, \
204 { "r5", 5 }, \
205 { "r6", 6 }, \
206 { "r7", 7 }, \
207 }
208
209 enum reg_class
210 {
211 NO_REGS, /* No registers in set. */
212 XREG,
213 AREG,
214 AXREG,
215 CREG,
216 BREG,
217 BCREG,
218 EREG,
219 DREG,
220 DEREG,
221 LREG,
222 HREG,
223 HLREG,
224 IDX_REGS,
225 QI_REGS,
226 SPREG,
227 R8W_REGS,
228 R10W_REGS,
229 INT_REGS,
230 V_REGS, /* Virtual registers. */
231 GR_REGS, /* Integer registers. */
232 PSWREG,
233 ALL_REGS, /* All registers. */
234 LIM_REG_CLASSES /* Max value + 1. */
235 };
236
237 #define REG_CLASS_NAMES \
238 { \
239 "NO_REGS", \
240 "XREG", \
241 "AREG", \
242 "AXREG", \
243 "CREG", \
244 "BREG", \
245 "BCREG", \
246 "EREG", \
247 "DREG", \
248 "DEREG", \
249 "LREG", \
250 "HREG", \
251 "HLREG", \
252 "IDX_REGS", \
253 "QI_REGS", \
254 "SPREG", \
255 "R8W_REGS", \
256 "R10W_REGS", \
257 "INT_REGS", \
258 "V_REGS", \
259 "GR_REGS", \
260 "PSWREG", \
261 "ALL_REGS" \
262 }
263
264 /* Note that no class may include the second register in $fp, because
265 we treat $fp as a single HImode register. */
266 #define REG_CLASS_CONTENTS \
267 { \
268 { 0x00000000, 0x00000000 }, /* No registers, */ \
269 { 0x00000001, 0x00000000 }, \
270 { 0x00000002, 0x00000000 }, \
271 { 0x00000003, 0x00000000 }, \
272 { 0x00000004, 0x00000000 }, \
273 { 0x00000008, 0x00000000 }, \
274 { 0x0000000c, 0x00000000 }, \
275 { 0x00000010, 0x00000000 }, \
276 { 0x00000020, 0x00000000 }, \
277 { 0x00000030, 0x00000000 }, \
278 { 0x00000040, 0x00000000 }, \
279 { 0x00000080, 0x00000000 }, \
280 { 0x000000c0, 0x00000000 }, \
281 { 0x0000000c, 0x00000000 }, /* B and C - index regs. */ \
282 { 0x000000ff, 0x00000000 }, /* all real registers. */ \
283 { 0x00000000, 0x00000001 }, /* SP */ \
284 { 0x00000300, 0x00000000 }, /* R8 - HImode */ \
285 { 0x00000c00, 0x00000000 }, /* R10 - HImode */ \
286 { 0xff000000, 0x00000000 }, /* INT - HImode */ \
287 { 0xff7fff00, 0x00000000 }, /* Virtual registers. */ \
288 { 0xff7fff00, 0x00000002 }, /* General registers. */ \
289 { 0x04000000, 0x00000004 }, /* PSW. */ \
290 { 0xff7fffff, 0x0000001f } /* All registers. */ \
291 }
292
293 #define TARGET_SMALL_REGISTER_CLASSES_FOR_MODE_P hook_bool_mode_true
294 #define N_REG_CLASSES (int) LIM_REG_CLASSES
295 #define CLASS_MAX_NREGS(CLASS, MODE) ((GET_MODE_SIZE (MODE) \
296 + UNITS_PER_WORD - 1) \
297 / UNITS_PER_WORD)
298
299 #define GENERAL_REGS GR_REGS
300 #define BASE_REG_CLASS V_REGS
301 #define INDEX_REG_CLASS V_REGS
302
303 #define FIRST_PSEUDO_REGISTER 37
304
305 #define REGNO_REG_CLASS(REGNO) ((REGNO) < FIRST_PSEUDO_REGISTER \
306 ? GR_REGS : NO_REGS)
307
308 #define FRAME_POINTER_REGNUM 22
309 #define STACK_POINTER_REGNUM 32
310 #define ARG_POINTER_REGNUM 33
311 #define CC_REGNUM 34
312 #define FUNC_RETURN_REGNUM 8
313 #define STATIC_CHAIN_REGNUM 14
314
315 /* Trampolines are implemented with a separate data stack. The memory
316 on stack only holds the function pointer for the chosen stub.
317 */
318
319 #define TRAMPOLINE_SIZE 4
320 #define TRAMPOLINE_ALIGNMENT 16
321
322 #define ELIMINABLE_REGS \
323 {{ ARG_POINTER_REGNUM, STACK_POINTER_REGNUM }, \
324 { ARG_POINTER_REGNUM, FRAME_POINTER_REGNUM }, \
325 { FRAME_POINTER_REGNUM, STACK_POINTER_REGNUM }}
326
327 #define INITIAL_ELIMINATION_OFFSET(FROM, TO, OFFSET) \
328 (OFFSET) = rl78_initial_elimination_offset ((FROM), (TO))
329
330
331 #define FUNCTION_ARG_REGNO_P(N) 0
332 #define FUNCTION_VALUE_REGNO_P(N) ((N) == 8)
333 #define DEFAULT_PCC_STRUCT_RETURN 0
334
335 #define FIXED_REGISTERS \
336 { \
337 1,1,1,1, 1,1,1,1, \
338 0,0,0,0, 0,0,0,0, \
339 0,0,0,0, 0,0,1,1, \
340 1,1,1,1, 1,1,1,1, \
341 0, 1, 0, 1, 1 \
342 }
343
344 #define CALL_USED_REGISTERS \
345 { \
346 1,1,1,1, 1,1,1,1, \
347 1,1,1,1, 1,1,1,1, \
348 0,0,0,0, 0,0,1,1, \
349 1,1,1,1, 1,1,1,1, \
350 0, 1, 1, 1, 1 \
351 }
352
353 #define LIBCALL_VALUE(MODE) \
354 gen_rtx_REG ((MODE), \
355 FUNC_RETURN_REGNUM)
356
357 /* Order of allocation of registers. */
358
359 #define REG_ALLOC_ORDER \
360 { 8, 9, 10, 11, 12, 13, 14, 15, \
361 16, 17, 18, 19, 20, 21, 22, 23, \
362 0, 1, 6, 7, 2, 3, 4, 5, \
363 24, 25, 26, 27, 28, 29, 30, 31, \
364 32, 33, 34 \
365 }
366
367 #define REGNO_IN_RANGE(REGNO, MIN, MAX) \
368 (IN_RANGE ((REGNO), (MIN), (MAX)) \
369 || (reg_renumber != NULL \
370 && reg_renumber[(REGNO)] >= (MIN) \
371 && reg_renumber[(REGNO)] <= (MAX)))
372
373 #ifdef REG_OK_STRICT
374 #define REGNO_OK_FOR_BASE_P(regno) REGNO_IN_RANGE (regno, 16, 31)
375 #else
376 #define REGNO_OK_FOR_BASE_P(regno) 1
377 #endif
378
379 #define REGNO_OK_FOR_INDEX_P(regno) REGNO_OK_FOR_BASE_P (regno)
380
381 #define REGNO_MODE_CODE_OK_FOR_BASE_P(regno, mode, address_space, outer_code, index_code) \
382 rl78_regno_mode_code_ok_for_base_p (regno, mode, address_space, outer_code, index_code)
383
384 #define MODE_CODE_BASE_REG_CLASS(mode, address_space, outer_code, index_code) \
385 rl78_mode_code_base_reg_class (mode, address_space, outer_code, index_code)
386
387 #define RETURN_ADDR_RTX(COUNT, FRAMEADDR) \
388 ((COUNT) == 0 \
389 ? gen_rtx_MEM (Pmode, gen_rtx_PLUS (HImode, arg_pointer_rtx, GEN_INT (-4))) \
390 : NULL_RTX)
391
392 #define INCOMING_RETURN_ADDR_RTX gen_rtx_MEM (Pmode, stack_pointer_rtx)
393
394 #define ACCUMULATE_OUTGOING_ARGS 1
395
396 typedef unsigned int CUMULATIVE_ARGS;
397
398 #define INIT_CUMULATIVE_ARGS(CUM, FNTYPE, LIBNAME, INDIRECT, N_NAMED_ARGS) \
399 (CUM) = 0
400
401 \f
402 /* FIXME */
403 #define NO_PROFILE_COUNTERS 1
404 #define PROFILE_BEFORE_PROLOGUE 1
405
406 #define FUNCTION_PROFILER(FILE, LABELNO) \
407 fprintf (FILE, "\tbsr\t__mcount\n");
408 \f
409
410 #define TEXT_SECTION_ASM_OP ".text"
411 #define DATA_SECTION_ASM_OP ".data"
412 #define BSS_SECTION_ASM_OP ".bss"
413 #define CTORS_SECTION_ASM_OP ".section \".ctors\",\"a\""
414 #define DTORS_SECTION_ASM_OP ".section \".dtors\",\"a\""
415
416 #define ASM_COMMENT_START " ;"
417 #define ASM_APP_ON ""
418 #define ASM_APP_OFF ""
419 #define LOCAL_LABEL_PREFIX ".L"
420 #undef USER_LABEL_PREFIX
421 #define USER_LABEL_PREFIX "_"
422
423 #define GLOBAL_ASM_OP "\t.global\t"
424
425 #define ASM_OUTPUT_ADDR_VEC_ELT(FILE, VALUE) \
426 fprintf (FILE, "\t.long .L%d\n", VALUE)
427
428 /* This is how to output an element of a case-vector that is relative.
429 Note: The local label referenced by the "3b" below is emitted by
430 the tablejump insn. */
431
432 #define ASM_OUTPUT_ADDR_DIFF_ELT(FILE, BODY, VALUE, REL) \
433 fprintf (FILE, "\t.long .L%d - 1b\n", VALUE)
434
435
436 #define ASM_OUTPUT_SYMBOL_REF(FILE, SYM) rl78_output_symbol_ref ((FILE), (SYM))
437
438 #define ASM_OUTPUT_LABELREF(FILE, SYM) rl78_output_labelref ((FILE), (SYM))
439
440 #define ASM_OUTPUT_ALIGNED_DECL_COMMON(STREAM, DECL, NAME, SIZE, ALIGNMENT) \
441 rl78_output_aligned_common (STREAM, DECL, NAME, SIZE, ALIGNMENT, 1)
442
443 #define ASM_OUTPUT_ALIGNED_DECL_LOCAL(STREAM, DECL, NAME, SIZE, ALIGNMENT) \
444 rl78_output_aligned_common (STREAM, DECL, NAME, SIZE, ALIGNMENT, 0)
445
446 #define ASM_OUTPUT_ALIGN(STREAM, LOG) \
447 do \
448 { \
449 if ((LOG) == 0) \
450 break; \
451 fprintf (STREAM, "\t.balign %d\n", 1 << (LOG)); \
452 } \
453 while (0)
454
455 /* For PIC put jump tables into the text section so that the offsets that
456 they contain are always computed between two same-section symbols. */
457 #define JUMP_TABLES_IN_TEXT_SECTION (flag_pic)
458 \f
459 /* This is a version of REG_P that also returns TRUE for SUBREGs. */
460 #define RL78_REG_P(rtl) (REG_P (rtl) || GET_CODE (rtl) == SUBREG)
461
462 /* Like REG_P except that this macro is true for SET expressions. */
463 #define SET_P(rtl) (GET_CODE (rtl) == SET)
464 \f
465 #undef PREFERRED_DEBUGGING_TYPE
466 #define PREFERRED_DEBUGGING_TYPE DWARF2_DEBUG
467
468 #undef DWARF2_ADDR_SIZE
469 #define DWARF2_ADDR_SIZE 4
470
471 #define DWARF2_ASM_LINE_DEBUG_INFO 1
472
473 #define EXIT_IGNORE_STACK 0
474 #define INCOMING_FRAME_SP_OFFSET 4
475 \f
476
477 #define BRANCH_COST(SPEED,PREDICT) 1
478 #define REGISTER_MOVE_COST(MODE,FROM,TO) 2
479
480 #define EH_RETURN_DATA_REGNO(N) (N < 2 ? (8+(N)*2) : INVALID_REGNUM)
481 #define EH_RETURN_STACKADJ_RTX gen_rtx_REG (HImode, 20)
482
483 #define ASM_PREFERRED_EH_DATA_FORMAT(CODE,GLOBAL) DW_EH_PE_udata4
484
485 /* NOTE: defined but zero means dwarf2 debugging, but sjlj EH. */
486 #define DWARF2_UNWIND_INFO 0
487
488 #define REGISTER_TARGET_PRAGMAS() rl78_register_pragmas()
Mirror of https://gcc.gnu.org/git/gcc.git