]> git.ipfire.org Git - thirdparty/gcc.git/blob - gcc/testsuite/gcc.target/aarch64/sve2/acle/asm/minp_u32.c
[AArch64] Add support for the SVE2 ACLE
[thirdparty/gcc.git] / gcc / testsuite / gcc.target / aarch64 / sve2 / acle / asm / minp_u32.c
1 /* { dg-final { check-function-bodies "**" "" "-DCHECK_ASM" } } */
2
3 #include "test_sve_acle.h"
4
5 /*
6 ** minp_u32_m_tied1:
7 ** uminp z0\.s, p0/m, z0\.s, z1\.s
8 ** ret
9 */
10 TEST_UNIFORM_Z (minp_u32_m_tied1, svuint32_t,
11 z0 = svminp_u32_m (p0, z0, z1),
12 z0 = svminp_m (p0, z0, z1))
13
14 /*
15 ** minp_u32_m_tied2:
16 ** mov (z[0-9]+)\.d, z0\.d
17 ** movprfx z0, z1
18 ** uminp z0\.s, p0/m, z0\.s, \1\.s
19 ** ret
20 */
21 TEST_UNIFORM_Z (minp_u32_m_tied2, svuint32_t,
22 z0 = svminp_u32_m (p0, z1, z0),
23 z0 = svminp_m (p0, z1, z0))
24
25 /*
26 ** minp_u32_m_untied:
27 ** movprfx z0, z1
28 ** uminp z0\.s, p0/m, z0\.s, z2\.s
29 ** ret
30 */
31 TEST_UNIFORM_Z (minp_u32_m_untied, svuint32_t,
32 z0 = svminp_u32_m (p0, z1, z2),
33 z0 = svminp_m (p0, z1, z2))
34
35 /*
36 ** minp_u32_x_tied1:
37 ** uminp z0\.s, p0/m, z0\.s, z1\.s
38 ** ret
39 */
40 TEST_UNIFORM_Z (minp_u32_x_tied1, svuint32_t,
41 z0 = svminp_u32_x (p0, z0, z1),
42 z0 = svminp_x (p0, z0, z1))
43
44 /*
45 ** minp_u32_x_tied2:
46 ** mov (z[0-9]+)\.d, z0\.d
47 ** movprfx z0, z1
48 ** uminp z0\.s, p0/m, z0\.s, \1\.s
49 ** ret
50 */
51 TEST_UNIFORM_Z (minp_u32_x_tied2, svuint32_t,
52 z0 = svminp_u32_x (p0, z1, z0),
53 z0 = svminp_x (p0, z1, z0))
54
55 /*
56 ** minp_u32_x_untied:
57 ** movprfx z0, z1
58 ** uminp z0\.s, p0/m, z0\.s, z2\.s
59 ** ret
60 */
61 TEST_UNIFORM_Z (minp_u32_x_untied, svuint32_t,
62 z0 = svminp_u32_x (p0, z1, z2),
63 z0 = svminp_x (p0, z1, z2))