]>
git.ipfire.org Git - thirdparty/gcc.git/blob - gcc/testsuite/gcc.target/mips/umips-lwp-7.c
1 /* { dg-options "-mgp32 -fpeephole2 -mtune=m14k (-mmicromips)" } */
2 /* { dg-skip-if "code quality test" { *-*-* } { "-O0" } { "" } } */
5 f1 (int *r4
, int dummy
, int *other
)
11 register int r5asm
asm ("$5") = r5
;
12 register int r4asm
asm ("$4") = newr4
;
13 asm ("#foo" : "=m" (other
[1]) : "d" (r4asm
), "d" (r5asm
));
18 f2 (int *r4
, int dummy
, int *other
)
21 int r5
= *(int *)(newr4
+ 4);
23 register int r5asm
asm ("$5") = r5
;
24 register int r4asm
asm ("$4") = newr4
;
25 asm ("#foo" : "=m" (other
[0]) : "d" (r4asm
), "d" (r5asm
));
30 f3 (int dummy
, int *r5
, int *other
)
33 int r4
= *(int *)newr5
;
35 register int r5asm
asm ("$4") = r4
;
36 register int r4asm
asm ("$5") = newr5
;
37 asm ("#foo" : "=m" (other
[0]) : "d" (r4asm
), "d" (r5asm
));
41 /* { dg-final { scan-assembler-not "\tlwp" } }*/