;; ALU instructions require three cycles to execute, and use the ALU
;; pipeline in each of the three stages. The results are available
-;; after the execute stage stage has finished.
+;; after the execute stage has finished.
;;
;; If the destination register is the PC, the pipelines are stalled
;; for several cycles. That case is not modeled here.