]> git.ipfire.org Git - thirdparty/gcc.git/history - gcc/config
Unify last two vect_transform_slp_perm_load calls
[thirdparty/gcc.git] / gcc / config /
3 hours ago  Jennifer Schmitzaarch64: Force vector in SVE gimple_folder::fold_active...
8 hours ago  JiaweiRISC-V: Allow profiles input in '--with-arch' option.
8 hours ago  JiaweiRISC-V: Configure Profiles definitions in the definitio...
8 hours ago  Dongyan ChenRISC-V: Imply zicsr for sdtrig and ssstrict extensions.
10 hours ago  liuhongtOptimize vpermpd to vbroadcastf128 for specific permuta...
13 hours ago  Alexandre Oliva[ppc] [vxworks] allow code model selection
23 hours ago  Georg-Johann LayAVR: Support AVR32EB14/20/28/32.
24 hours ago  H.J. Lux86: Don't align destination for a single instruction
25 hours ago  Xi RuoyaoLoongArch: Fix wrong code from bstrpick split
4 days ago  Tamar ChristinaAarch64: Add support for addhn vectorizer optabs for...
5 days ago  Wilco DijkstraAArch64: Add isfinite expander [PR 66462]
5 days ago  Xi RuoyaoLoongArch: Fix the semantic of 16B CAS
5 days ago  Xi RuoyaoLoongArch: Fix the "%t" modifier handling for (const_int 0)
5 days ago  Tsukasa OIRISC-V: Suppress cross CC sibcall optimization from...
5 days ago  Robin DappRISC-V: Add min/max patterns for ifcvt.
5 days ago  Kito ChengRISC-V: Fix can_find_related_mode_p for VLS types
5 days ago  Takayuki 'January... xtensa: Correct a typo
5 days ago  Peter BergnerRISC-V: Fix typo in tt-ascalon-d8's pipeline descriptio...
5 days ago  Paul-Antoine ArrasRISC-V: Add pattern for vector-scalar single widening...
6 days ago  Juergen Christs390: Implement clz and ctz for SI mode
6 days ago  Maximilian Immanue... s390: fix vec_extract_plus define insn
6 days ago  Andrew Stubbsamdgcn: fix GFX10/GFX11 VGPR counts
6 days ago  Andrew Stubbsamdgcn: fix builtin codegen at -O0
6 days ago  Paul-Antoine ArrasRISC-V: Add pattern for vector-scalar dual widening...
6 days ago  Paul-Antoine ArrasRISC-V: Add pattern for vector-scalar single widening...
6 days ago  Kyrylo TkachovRevert "aarch64: Handle DImode BCAX operations"
7 days ago  H.J. Lux86: Enable SSE4.1 ceil/floor/trunc for -Os
7 days ago  liuhongtUse vpermil{ps,pd} instead of vperm{d,q} when permutati...
7 days ago  liuhongtExclude fake cross-lane permutation from avx256_avoid_v...
7 days ago  Paul-Antoine ArrasRISC-V: Add pattern for vector-scalar widening floating...
7 days ago  Anton BlanchardRISC-V: Adjust tt-ascalon-d8 branch cost
8 days ago  Paul-Antoine ArrasRISC-V: Add pattern for vector-scalar single-width...
8 days ago  Paul-Antoine ArrasRISC-V: Add pattern for vector-scalar single-width...
8 days ago  Paul-Antoine ArrasRISC-V: Add pattern for vector-scalar single-width...
8 days ago  Paul-Antoine ArrasRISC-V: Add pattern for vector-scalar widening floating...
8 days ago  Paul-Antoine ArrasRISC-V: Add patterns for vector-scalar IEEE floating...
8 days ago  Kuan-Lin ChenRISC-V: Add support for the XAndesvdot ISA extension.
8 days ago  Jeff Law[RISC-V] Fix ordering of pipeline models
8 days ago  Kuan-Lin ChenRISC-V: Add support for the XAndesvpackfph ISA extension.
9 days ago  Georg-Johann LayAVR: ad target/121794 - Invoke zero_reg less.
9 days ago  Pan LiRISC-V: Combine vec_duplicate + vnmsub.vv to vnmsub...
9 days ago  Kuan-Lin ChenRISC-V: Add support for the XAndesvsintload ISA extension.
9 days ago  Kuan-Lin ChenRISC-V: Add support for the XAndesvbfhcvt ISA extension.
9 days ago  Anton BlanchardRISC-V: Add tt-ascalon-d8 pipeline description
10 days ago  Robin DappRISC-V: Check if we can vec_extract [PR121510].
10 days ago  Georg-Johann LayAVR: target/121794 - Invoke zero_reg less.
11 days ago  Kyrylo Tkachovaarch64: Use SVE for V2DImode integer min/max operations
11 days ago  Pan LiRISC-V: Combine vec_duplicate + vmadd.vv to vmadd.vx...
11 days ago  Richard Earnshawarm: wrong code from vset_lane_* [PR121775]
12 days ago  Robin DappRISC-V: Use correct target in expand_vec_perm [PR121780].
12 days ago  Kito ChengRISC-V: Always register vector built-in functions durin...
12 days ago  Kuan-Lin ChenRISC-V: Add support for the XAndesbfhcvt ISA extension.
12 days ago  Kuan-Lin ChenRISC-V: Add support for the XAndesperf ISA extension.
12 days ago  Kuan-Lin ChenRISC-V: Add basic XAndes vendor extension support.
12 days ago  Paul-Antoine ArrasRISC-V: Add pattern for vector-scalar floating-point max
12 days ago  Austin Law[RISC-V][PR target/121213] Avoid unnecessary sign exten...
12 days ago  Kyrylo Tkachovaarch64: PR target/121749: Use correct predicate for...
13 days ago  Robin DappRISC-V: Fix is_vlmax_len_p and use for strided ops.
13 days ago  Robin DappRISC-V: Handle overlap in expand_vec_perm PR121742.
2025-09-02  Kito ChengRISC-V: Remove unused print_ext_doc_entry function...
2025-09-01  Yoshinori SatoPR target/89828 Inernal compiler error on "-fno-omit...
2025-09-01  Richard BienerIntroduce abstraction for vect reduction info, tracked...
2025-09-01  liuhongtFix ICE due to wrong operand is passed to ix86_vgf2p8af...
2025-08-31  Takayuki 'January... xtensa: Optimize branch whether (reg:SI) is within...
2025-08-31  Shreya Munnangi[RISC-V] Improve initial RTL generation for SImode...
2025-08-30  Jakub Jelinekphiopt, math-opts: Adjust spaceship_replacement and...
2025-08-30  H.J. Lux86-64: Use UNSPEC_DTPOFF to check source operand in...
2025-08-29  Takayuki 'January... xtensa: Rewrite bswapsi2_internal with compact syntax
2025-08-29  Jeff Law[RISC-V][PR target/121548] Avoid bogus index into recog...
2025-08-29  Paul-Antoine ArrasRISC-V: Add patterns for vector-scalar IEEE floating...
2025-08-29  H.J. Lux86: Allow by_pieces op when expanding memcpy/memset...
2025-08-29  H.J. Lux86: Handle constant in any modes in setmem_epilogue_ge...
2025-08-29  H.J. Lux86-64: Improve source operand check for TLS_CALL
2025-08-29  Pan LiRISC-V: Combine vec_duplicate + vnmsac.vv to vnmsac...
2025-08-28  Paul-Antoine ArrasRISC-V: Add pattern for vector-scalar floating-point min
2025-08-28  Wilco DijkstraAArch64: Add isinf expander [PR 66462]
2025-08-27  H.J. Lux86-64: Emit the TLS call after debug marker
2025-08-27  Jeff LawMore RISC-V testsuite hygiene
2025-08-26  liuhongtEnable unroll in the vectorizer when there's reduction...
2025-08-26  Paul-Antoine Arras[PATCH] RISC-V: Add pattern for reverse floating-point...
2025-08-26  Tamar ChristinaAArch64: extend cost model to cost outer loop vect...
2025-08-26  Paul-Antoine Arras[PATCH] RISC-V: Add pattern for vector-scalar single...
2025-08-26  Jeff LawFix RISC-V bootstrap
2025-08-26  Richard BienerCompute vect_reduc_type off SLP node instead of stmt...
2025-08-26  Jakub Jelineki386: Fix up recent changes to use GFNI for rotates...
2025-08-26  Pan LiRISC-V: Combine vec_duplicate + vmacc.vv to vmacc.vx...
2025-08-25  Takayuki 'January... xtensa: Make use of compact insn definition syntax...
2025-08-25  Takayuki 'January... xtensa: Simplify "*masktrue_const_bitcmpl" insn pattern
2025-08-25  Takayuki 'January... xtensa: Simplify "zero_extend[hq]isi2" insn patterns
2025-08-25  Indu Bhagattarghooks: i386: rename TAG_SIZE to TAG_BITSIZE
2025-08-25  Kito ChengRISC-V: Replace deprecated FUNCTION_VALUE/LIBCALL_VALUE...
2025-08-25  Andi KleenUse x86 GFNI for vectorized constant byte shifts/rotates
2025-08-25  Xi RuoyaoLoongArch: Fix ICE in highway-1.3.0 testsuite [PR121634]
2025-08-23  Sam Jamesi386: wire up --with-tls to control -mtls-dialect=...
2025-08-22  Kishan Parmarrs6000: Add shift count guards to avoid undefined behav...
2025-08-22  H.J. LuEmit the TLS call after NOTE_INSN_FUNCTION_BEG
2025-08-22  Sebastian HuberRTEMS: Add riscv multilibs
2025-08-21  Dimitar Dimitrovpru: libgcc: Add software implementation for multiplication
2025-08-21  Dimitar Dimitrovpru: Define multilib for different core variants
2025-08-21  Dimitar Dimitrovpru: Add options to disable MUL/FILL/ZERO instructions
next