]> git.ipfire.org Git - thirdparty/gcc.git/shortlog
thirdparty/gcc.git
2023-10-12  Kewen Linvect: Adjust vectorizable_store costing on VMAT_CONTIGU...
2023-10-12  Kewen Linvect: Adjust vectorizable_store costing on VMAT_LOAD_ST...
2023-10-12  Kewen Linvect: Adjust vectorizable_store costing on VMAT_ELEMENT...
2023-10-12  Kewen Linvect: Simplify costing on vectorizable_scan_store
2023-10-12  Kewen Linvect: Adjust vectorizable_store costing on VMAT_GATHER_...
2023-10-12  Kewen Linvect: Move vect_model_store_cost next to the transform...
2023-10-12  Kewen Linvect: Ensure vect store is supported for some VMAT_ELEM...
2023-10-12  Zhang, Junx86: set spincount 1 for x86 hybrid platform
2023-10-12  Pan LiRISC-V: Support FP llrint auto vectorization
2023-10-12  Mo, Zewei[APX] Support Intel APX PUSH2POP2
2023-10-12  Pan LiRISC-V: Support FP irintf auto vectorization
2023-10-12  GCC AdministratorDaily bump.
2023-10-11  Kito ChengRISC-V: Add TARGET_MIN_VLEN_OPTS to fix the build
2023-10-11  Jeff LawRISC-V Adjust long unconditional branch sequence
2023-10-11  Kito ChengRISC-V: Extend riscv_subset_list, preparatory for targe...
2023-10-11  Kito ChengRISC-V: Refactor riscv_option_override and riscv_conver...
2023-10-11  Kito Chengoptions: Define TARGET_<NAME>_P and TARGET_<NAME>_OPTS_...
2023-10-11  Andrew PinskiMATCH: [PR111282] Simplify `a & (b ^ ~a)` to `a & b`
2023-10-11  Gaius Mulleymodula2: Narrow subranges to int or unsigned int if...
2023-10-11  Mary Bennett[PATCH v4 2/2] RISC-V: Add support for XCValu extension...
2023-10-11  Mary Bennett[PATCH v4 1/2] RISC-V: Add support for XCVmac extension...
2023-10-11  Filip KastlMAINTAINERS: Fix write after approval name order
2023-10-11  Gaius MulleyPR modula2/111675 Incorrect packed record field value...
2023-10-11  Juzhe-ZhongRISC-V: Fix incorrect index(offset) of gather/scatter
2023-10-11  Pan LiRISC-V: Support FP lrint/lrintf auto vectorization
2023-10-11  Juzhe-ZhongRISC-V: Remove XFAIL of ssa-dom-cse-2.c
2023-10-11  Jakub Jelinektree-ssa-strlen: optimization skips clobbering store...
2023-10-11  Roger SayleOptimize (ne:SI (subreg:QI (ashift:SI x 7) 0) 0) as...
2023-10-11  Juzhe-ZhongRISC-V: Enable full coverage vect tests
2023-10-11  liuhongtRefine predicate of operands[2] in divv4hf3 with regist...
2023-10-11  Juzhe-ZhongRISC-V Regression: Make pattern match more accurate...
2023-10-11  Juzhe-ZhongRISC-V Regression: Fix FAIL of vect-multitypes-16.c...
2023-10-11  GCC AdministratorDaily bump.
2023-10-10  Andrew WatermanRISC-V: far-branch: Handle far jumps and branches for...
2023-10-10  Jason Merrillc++: mangle multiple levels of template parms [PR109422]
2023-10-10  Andrew PinskiMATCH: [PR111679] Add alternative simplification of...
2023-10-10  Juzhe-ZhongRISC-V Regression: Make match patterns more accurate
2023-10-10  Juzhe-ZhongRISC-V Regression: Fix FAIL of predcom-2.c
2023-10-10  Juzhe-ZhongRISC-V Regression: Fix FAIL of pr65947-8.c for RVV
2023-10-10  Christoph MüllnerMAINTAINERS: Add myself to write after approval
2023-10-10  Juzhe-ZhongRISC-V: Add VLS BOOL mode vcond_mask[PR111751]
2023-10-10  Richard Bienertree-optimization/111751 - support 1024 bit vector...
2023-10-10  Eric Botcazouada: Fix internal error on too large representation...
2023-10-10  Ronan Desplanquesada: Tweak internal subprogram in Ada.Directories
2023-10-10  Eric Botcazouada: Remove superfluous setter procedure
2023-10-10  Eric Botcazouada: Fix bad finalization of limited aggregate in condi...
2023-10-10  Eric Botcazouada: Fix infinite loop with multiple limited with clauses
2023-10-10  Ronan Desplanquesada: Fix filesystem entry filtering
2023-10-10  Ronan Desplanquesada: Tweak documentation comments
2023-10-10  Javier Mirandaada: Crash processing pragmas Compile_Time_Error and...
2023-10-10  Juzhe-ZhongRISC-V: Add testcase for SCCVN optimization[PR111751]
2023-10-10  Richard BienerFix missed CSE with a BLKmode entity
2023-10-10  Juzhe-ZhongRISC-V Regression: Fix FAIL of bb-slp-pr65935.c for RVV
2023-10-10  Claudiu Zissulescuarc: Refurbish add.f combiner patterns
2023-10-10  Juzhe-ZhongRISC-V: Add available vector size for RVV
2023-10-10  GCC AdministratorDaily bump.
2023-10-09  Eugene RozenfeldFixes for profile count/probability maintenance
2023-10-09  David Malcolmanalyzer: fix build with gcc < 6
2023-10-09  Andrew MacLeodEnsure float equivalences include + and - zero.
2023-10-09  Andrew MacLeodRemove unused get_identity_relation.
2023-10-09  Juzhe-ZhongRISC-V Regression test: Fix slp-perm-4.c FAIL for RVV
2023-10-09  Juzhe-ZhongRISC-V Regression tests: Fix FAIL of pr97832* for RVV
2023-10-09  Juzhe-ZhongRISC-V Regression test: Fix FAIL of slp-12a.c
2023-10-09  Juzhe-ZhongRISC-V Regression test: Fix FAIL of slp-reduc-4.c for RVV
2023-10-09  Juzhe-ZhongRISC-V Regression test: Adapt SLP tests like ARM SVE
2023-10-09  Robin DappRISC-V: Add initial pipeline description for an out...
2023-10-09  Juzhe-ZhongRISC-V: Support movmisalign of RVV VLA modes
2023-10-09  Xianmiao QuTHead: Fix missing CFI directives for th.sdd in prologue.
2023-10-09  Richard Bienertree-optimization/111715 - improve TBAA for access...
2023-10-09  Pan LiRISC-V: Refine bswap16 auto vectorization code gen
2023-10-09  Juzhe-ZhongRISC-V Regression test: Fix FAIL of pr45752.c for RVV
2023-10-09  Robin Dapptestsuite: Fix vect_cond_arith_* dump checks for RVV.
2023-10-09  Juzhe-ZhongRISC-V Regression test: Fix FAIL of fast-math-slp-38...
2023-10-09  Roger Saylei386: Implement doubleword right shifts by 1 bit using...
2023-10-09  Haochen JiangAllow -mno-evex512 usage
2023-10-09  Haochen JiangSupport -mevex512 for AVX512FP16 intrins
2023-10-09  Haochen JiangSupport -mevex512 for AVX512{IFMA,VBMI,VNNI,BF16,VPOPCN...
2023-10-09  Haochen JiangSupport -mevex512 for AVX512BW intrins
2023-10-09  Haochen JiangSupport -mevex512 for AVX512DQ intrins
2023-10-09  Haochen JiangSupport -mevex512 for AVX512F intrins
2023-10-09  Haochen JiangDisable zmm register and 512 bit libmvec call when...
2023-10-09  Haochen Jiang[PATCH 5/5] Add OPTION_MASK_ISA2_EVEX512 for 512 bit...
2023-10-09  Haochen Jiang[PATCH 4/5] Add OPTION_MASK_ISA2_EVEX512 for 512 bit...
2023-10-09  Haochen Jiang[PATCH 3/5] Add OPTION_MASK_ISA2_EVEX512 for 512 bit...
2023-10-09  Haochen Jiang[PATCH 2/5] Add OPTION_MASK_ISA2_EVEX512 for 512 bit...
2023-10-09  Haochen Jiang[PATCH 1/5] Add OPTION_MASK_ISA2_EVEX512 for 512 bit...
2023-10-09  Haochen Jiang[PATCH 5/5] Push evex512 target for 512 bit intrins
2023-10-09  Haochen Jiang[PATCH 4/5] Push evex512 target for 512 bit intrins
2023-10-09  Haochen Jiang[PATCH 4/5] Push evex512 target for 512 bit intrins
2023-10-09  Haochen Jiang[PATCH 2/5] Push evex512 target for 512 bit intrins
2023-10-09  Haochen Jiang[PATCH 1/5] Push evex512 target for 512 bit intrins
2023-10-09  Haochen JiangInitial support for -mevex512
2023-10-09  Juzhe-ZhongTEST: Fix dump FAIL for RVV (RISCV-V vector)
2023-10-09  Haochen Guirs6000: support 32bit inline lrint
2023-10-09  Haochen Guirs6000: enable SImode in FP register on P7
2023-10-09  Stefan Schulze... s390: Make use of new copysign RTL
2023-10-09  Hongyu Wang[i386] APX EGPR: fix missing patterns that prohibit...
2023-10-09  GCC AdministratorDaily bump.
2023-10-08  David Malcolmlibcpp: eliminate LINEMAPS_{ORDINARY,MACRO}_MAPS
2023-10-08  David Malcolmlibcpp: eliminate LINEMAPS_{,ORDINARY_,MACRO_}CACHE
next