[people/ms/u-boot.git] / board / amcc / sequoia / sequoia.c

/*
 * (C) Copyright 2006
 * Stefan Roese, DENX Software Engineering, sr@denx.de.
 *
 * (C) Copyright 2006
 * Jacqueline Pira-Ferriol, AMCC/IBM, jpira-ferriol@fr.ibm.com
 * Alain Saurel,            AMCC/IBM, alain.saurel@fr.ibm.com
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */

#include <common.h>
#include <asm/processor.h>
#include <ppc440.h>
#include "sequoia.h"

DECLARE_GLOBAL_DATA_PTR;

extern flash_info_t flash_info[CFG_MAX_FLASH_BANKS]; /* info for FLASH chips	*/

int board_early_init_f(void)
{
	unsigned long sdr0_cust0;
	unsigned long sdr0_pfc1, sdr0_pfc2;
	register uint reg;

	mtdcr(ebccfga, xbcfg);
	mtdcr(ebccfgd, 0xb8400000);

	/*--------------------------------------------------------------------
	 * Setup the GPIO pins
	 *-------------------------------------------------------------------*/
	/* test-only: take GPIO init from pcs440ep ???? in config file */
	out32(GPIO0_OR, 0x00000000);
	out32(GPIO0_TCR, 0x0000000f);
	out32(GPIO0_OSRL, 0x50015400);
	out32(GPIO0_OSRH, 0x550050aa);
	out32(GPIO0_TSRL, 0x50015400);
	out32(GPIO0_TSRH, 0x55005000);
	out32(GPIO0_ISR1L, 0x50000000);
	out32(GPIO0_ISR1H, 0x00000000);
	out32(GPIO0_ISR2L, 0x00000000);
	out32(GPIO0_ISR2H, 0x00000100);
	out32(GPIO0_ISR3L, 0x00000000);
	out32(GPIO0_ISR3H, 0x00000000);

	out32(GPIO1_OR, 0x00000000);
	out32(GPIO1_TCR, 0xc2000000);
	out32(GPIO1_OSRL, 0x5c280000);
	out32(GPIO1_OSRH, 0x00000000);
	out32(GPIO1_TSRL, 0x0c000000);
	out32(GPIO1_TSRH, 0x00000000);
	out32(GPIO1_ISR1L, 0x00005550);
	out32(GPIO1_ISR1H, 0x00000000);
	out32(GPIO1_ISR2L, 0x00050000);
	out32(GPIO1_ISR2H, 0x00000000);
	out32(GPIO1_ISR3L, 0x01400000);
	out32(GPIO1_ISR3H, 0x00000000);

	/*--------------------------------------------------------------------
	 * Setup the interrupt controller polarities, triggers, etc.
	 *-------------------------------------------------------------------*/
	mtdcr(uic0sr, 0xffffffff);	/* clear all */
	mtdcr(uic0er, 0x00000000);	/* disable all */
	mtdcr(uic0cr, 0x00000005);	/* ATI & UIC1 crit are critical */
	mtdcr(uic0pr, 0xfffff7ff);	/* per ref-board manual */
	mtdcr(uic0tr, 0x00000000);	/* per ref-board manual */
	mtdcr(uic0vr, 0x00000000);	/* int31 highest, base=0x000 */
	mtdcr(uic0sr, 0xffffffff);	/* clear all */

	mtdcr(uic1sr, 0xffffffff);	/* clear all */
	mtdcr(uic1er, 0x00000000);	/* disable all */
	mtdcr(uic1cr, 0x00000000);	/* all non-critical */
	mtdcr(uic1pr, 0xffffffff);	/* per ref-board manual */
	mtdcr(uic1tr, 0x00000000);	/* per ref-board manual */
	mtdcr(uic1vr, 0x00000000);	/* int31 highest, base=0x000 */
	mtdcr(uic1sr, 0xffffffff);	/* clear all */

	mtdcr(uic2sr, 0xffffffff);	/* clear all */
	mtdcr(uic2er, 0x00000000);	/* disable all */
	mtdcr(uic2cr, 0x00000000);	/* all non-critical */
	mtdcr(uic2pr, 0xffffffff);	/* per ref-board manual */
	mtdcr(uic2tr, 0x00000000);	/* per ref-board manual */
	mtdcr(uic2vr, 0x00000000);	/* int31 highest, base=0x000 */
	mtdcr(uic2sr, 0xffffffff);	/* clear all */

	/* 50MHz tmrclk */
	*(unsigned char *)(CFG_BCSR_BASE | 0x04) = 0x00;

	/* clear write protects */
	*(unsigned char *)(CFG_BCSR_BASE | 0x07) = 0x00;

	/* enable Ethernet */
	*(unsigned char *)(CFG_BCSR_BASE | 0x08) = 0x00;

	/* enable USB device */
	*(unsigned char *)(CFG_BCSR_BASE | 0x09) = 0x20;

	/* select Ethernet pins */
	mfsdr(SDR0_PFC1, sdr0_pfc1);
	sdr0_pfc1 = (sdr0_pfc1 & ~SDR0_PFC1_SELECT_MASK) | SDR0_PFC1_SELECT_CONFIG_4;
	mfsdr(SDR0_PFC2, sdr0_pfc2);
	sdr0_pfc2 = (sdr0_pfc2 & ~SDR0_PFC2_SELECT_MASK) | SDR0_PFC2_SELECT_CONFIG_4;
	mtsdr(SDR0_PFC2, sdr0_pfc2);
	mtsdr(SDR0_PFC1, sdr0_pfc1);

	/* PCI arbiter enabled */
	mfsdr(sdr_pci0, reg);
	mtsdr(sdr_pci0, 0x80000000 | reg);

	/* setup NAND FLASH */
	mfsdr(SDR0_CUST0, sdr0_cust0);
        sdr0_cust0 = SDR0_CUST0_MUX_NDFC_SEL	|
		SDR0_CUST0_NDFC_ENABLE		|
		SDR0_CUST0_NDFC_BW_8_BIT	|
		SDR0_CUST0_NDFC_ARE_MASK	|
		(0x80000000 >> (28 + CFG_NAND_CS));
        mtsdr(SDR0_CUST0, sdr0_cust0);

	return 0;
}

/*---------------------------------------------------------------------------+
  | misc_init_r.
  +---------------------------------------------------------------------------*/
int misc_init_r(void)
{
	uint pbcr;
	int size_val = 0;
	unsigned long usb2d0cr = 0;
	unsigned long usb2phy0cr, usb2h0cr = 0;
	unsigned long sdr0_pfc1;
	char *act = getenv("usbact");

	/*
	 * FLASH stuff...
	 */

	/* Re-do sizing to get full correct info */
#if defined(CONFIG_NAND_U_BOOT) || defined(CONFIG_NAND_SPL)
	mtdcr(ebccfga, pb3cr);
#else
	mtdcr(ebccfga, pb0cr);
#endif
	pbcr = mfdcr(ebccfgd);
	switch (gd->bd->bi_flashsize) {
	case 1 << 20:
		size_val = 0;
		break;
	case 2 << 20:
		size_val = 1;
		break;
	case 4 << 20:
		size_val = 2;
		break;
	case 8 << 20:
		size_val = 3;
		break;
	case 16 << 20:
		size_val = 4;
		break;
	case 32 << 20:
		size_val = 5;
		break;
	case 64 << 20:
		size_val = 6;
		break;
	case 128 << 20:
		size_val = 7;
		break;
	}
	pbcr = (pbcr & 0x0001ffff) | gd->bd->bi_flashstart | (size_val << 17);
#if defined(CONFIG_NAND_U_BOOT) || defined(CONFIG_NAND_SPL)
	mtdcr(ebccfga, pb3cr);
#else
	mtdcr(ebccfga, pb0cr);
#endif
	mtdcr(ebccfgd, pbcr);

	/* adjust flash start and offset */
	gd->bd->bi_flashstart = 0 - gd->bd->bi_flashsize;
	gd->bd->bi_flashoffset = 0;

#ifdef CFG_ENV_IS_IN_FLASH
	/* Monitor protection ON by default */
	(void)flash_protect(FLAG_PROTECT_SET,
			    -CFG_MONITOR_LEN,
			    0xffffffff,
			    &flash_info[0]);

	/* Env protection ON by default */
	(void)flash_protect(FLAG_PROTECT_SET,
			    CFG_ENV_ADDR_REDUND,
			    CFG_ENV_ADDR_REDUND + 2*CFG_ENV_SECT_SIZE - 1,
			    &flash_info[0]);
#endif

	/*
	 * USB suff...
	 */
	if (act == NULL || strcmp(act, "hostdev") == 0)	{
		/* SDR Setting */
        	mfsdr(SDR0_PFC1, sdr0_pfc1);
        	mfsdr(SDR0_USB0, usb2d0cr);
        	mfsdr(SDR0_USB2PHY0CR, usb2phy0cr);
        	mfsdr(SDR0_USB2H0CR, usb2h0cr);

		usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_XOCLK_MASK;
		usb2phy0cr = usb2phy0cr | SDR0_USB2PHY0CR_XOCLK_EXTERNAL;	/*0*/
        	usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_WDINT_MASK;
        	usb2phy0cr = usb2phy0cr | SDR0_USB2PHY0CR_WDINT_16BIT_30MHZ;	/*1*/
		usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_DVBUS_MASK;
        	usb2phy0cr = usb2phy0cr | SDR0_USB2PHY0CR_DVBUS_PURDIS;		/*0*/
		usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_DWNSTR_MASK;
        	usb2phy0cr = usb2phy0cr | SDR0_USB2PHY0CR_DWNSTR_HOST;		/*1*/
		usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_UTMICN_MASK;
        	usb2phy0cr = usb2phy0cr | SDR0_USB2PHY0CR_UTMICN_HOST;		/*1*/

		/* An 8-bit/60MHz interface is the only possible alternative
		   when connecting the Device to the PHY */
        	usb2h0cr   = usb2h0cr &~SDR0_USB2H0CR_WDINT_MASK;
        	usb2h0cr   = usb2h0cr | SDR0_USB2H0CR_WDINT_16BIT_30MHZ;	/*1*/

        	/* To enable the USB 2.0 Device function through the UTMI interface */
        	usb2d0cr = usb2d0cr &~SDR0_USB2D0CR_USB2DEV_EBC_SEL_MASK;
        	usb2d0cr = usb2d0cr | SDR0_USB2D0CR_USB2DEV_SELECTION;		/*1*/

        	sdr0_pfc1 = sdr0_pfc1 &~SDR0_PFC1_UES_MASK;
        	sdr0_pfc1 = sdr0_pfc1 | SDR0_PFC1_UES_USB2D_SEL;		/*0*/

        	mtsdr(SDR0_PFC1, sdr0_pfc1);
        	mtsdr(SDR0_USB0, usb2d0cr);
        	mtsdr(SDR0_USB2PHY0CR, usb2phy0cr);
        	mtsdr(SDR0_USB2H0CR, usb2h0cr);

		/*clear resets*/
		udelay (1000);
		mtsdr(SDR0_SRST1, 0x00000000);
		udelay (1000);
		mtsdr(SDR0_SRST0, 0x00000000);

		printf("USB:   Host(int phy) Device(ext phy)\n");

	} else if (strcmp(act, "dev") == 0) {
		/*-------------------PATCH-------------------------------*/
		mfsdr(SDR0_USB2PHY0CR, usb2phy0cr);

		usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_XOCLK_MASK;
		usb2phy0cr = usb2phy0cr | SDR0_USB2PHY0CR_XOCLK_EXTERNAL;	/*0*/
		usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_DVBUS_MASK;
        	usb2phy0cr = usb2phy0cr | SDR0_USB2PHY0CR_DVBUS_PURDIS;		/*0*/
		usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_DWNSTR_MASK;
        	usb2phy0cr = usb2phy0cr | SDR0_USB2PHY0CR_DWNSTR_HOST;		/*1*/
		usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_UTMICN_MASK;
        	usb2phy0cr = usb2phy0cr | SDR0_USB2PHY0CR_UTMICN_HOST;		/*1*/
		mtsdr(SDR0_USB2PHY0CR, usb2phy0cr);

		udelay (1000);
		mtsdr(SDR0_SRST1, 0x672c6000);

		udelay (1000);
		mtsdr(SDR0_SRST0, 0x00000080);

		udelay (1000);
		mtsdr(SDR0_SRST1, 0x60206000);

		*(unsigned int *)(0xe0000350) = 0x00000001;

		udelay (1000);
		mtsdr(SDR0_SRST1, 0x60306000);
		/*-------------------PATCH-------------------------------*/

		/* SDR Setting */
        	mfsdr(SDR0_USB2PHY0CR, usb2phy0cr);
		mfsdr(SDR0_USB2H0CR, usb2h0cr);
		mfsdr(SDR0_USB0, usb2d0cr);
		mfsdr(SDR0_PFC1, sdr0_pfc1);

		usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_XOCLK_MASK;
		usb2phy0cr = usb2phy0cr | SDR0_USB2PHY0CR_XOCLK_EXTERNAL;	/*0*/
        	usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_WDINT_MASK;
		usb2phy0cr = usb2phy0cr | SDR0_USB2PHY0CR_WDINT_8BIT_60MHZ;	/*0*/
		usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_DVBUS_MASK;
        	usb2phy0cr = usb2phy0cr | SDR0_USB2PHY0CR_DVBUS_PUREN;		/*1*/
		usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_DWNSTR_MASK;
        	usb2phy0cr = usb2phy0cr | SDR0_USB2PHY0CR_DWNSTR_DEV;		/*0*/
		usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_UTMICN_MASK;
        	usb2phy0cr = usb2phy0cr | SDR0_USB2PHY0CR_UTMICN_DEV;		/*0*/

		usb2h0cr   = usb2h0cr &~SDR0_USB2H0CR_WDINT_MASK;
        	usb2h0cr   = usb2h0cr | SDR0_USB2H0CR_WDINT_8BIT_60MHZ;		/*0*/

		usb2d0cr = usb2d0cr &~SDR0_USB2D0CR_USB2DEV_EBC_SEL_MASK;
        	usb2d0cr = usb2d0cr | SDR0_USB2D0CR_EBC_SELECTION;		/*0*/

		sdr0_pfc1 = sdr0_pfc1 &~SDR0_PFC1_UES_MASK;
        	sdr0_pfc1 = sdr0_pfc1 | SDR0_PFC1_UES_EBCHR_SEL;		/*1*/

        	mtsdr(SDR0_USB2H0CR, usb2h0cr);
        	mtsdr(SDR0_USB2PHY0CR, usb2phy0cr);
		mtsdr(SDR0_USB0, usb2d0cr);
		mtsdr(SDR0_PFC1, sdr0_pfc1);

		/*clear resets*/
		udelay (1000);
		mtsdr(SDR0_SRST1, 0x00000000);
		udelay (1000);
		mtsdr(SDR0_SRST0, 0x00000000);

		printf("USB:   Device(int phy)\n");
	}

	return 0;
}

int checkboard(void)
{
	char *s = getenv("serial#");

	printf("Board: Sequoia - AMCC PPC440EPx Evaluation Board");
	if (s != NULL) {
		puts(", serial# ");
		puts(s);
	}
	putc('\n');

	return (0);
}

#if defined(CFG_DRAM_TEST)
int testdram(void)
{
	unsigned long *mem = (unsigned long *)0;
	const unsigned long kend = (1024 / sizeof(unsigned long));
	unsigned long k, n;

	mtmsr(0);

	for (k = 0; k < CFG_MBYTES_SDRAM;
	     ++k, mem += (1024 / sizeof(unsigned long))) {
		if ((k & 1023) == 0) {
			printf("%3d MB\r", k / 1024);
		}

		memset(mem, 0xaaaaaaaa, 1024);
		for (n = 0; n < kend; ++n) {
			if (mem[n] != 0xaaaaaaaa) {
				printf("SDRAM test fails at: %08x\n",
				       (uint) & mem[n]);
				return 1;
			}
		}

		memset(mem, 0x55555555, 1024);
		for (n = 0; n < kend; ++n) {
			if (mem[n] != 0x55555555) {
				printf("SDRAM test fails at: %08x\n",
				       (uint) & mem[n]);
				return 1;
			}
		}
	}
	printf("SDRAM test passes\n");
	return 0;
}
#endif

/*************************************************************************
 *  pci_pre_init
 *
 *  This routine is called just prior to registering the hose and gives
 *  the board the opportunity to check things. Returning a value of zero
 *  indicates that things are bad & PCI initialization should be aborted.
 *
 *	Different boards may wish to customize the pci controller structure
 *	(add regions, override default access routines, etc) or perform
 *	certain pre-initialization actions.
 *
 ************************************************************************/
#if defined(CONFIG_PCI) && defined(CFG_PCI_PRE_INIT)
int pci_pre_init(struct pci_controller *hose)
{
	unsigned long addr;
#if 0
	/*--------------------------------------------------------------------------+
	 *	Cactus is always configured as the host & requires the
	 *	PCI arbiter to be enabled ???
	 *--------------------------------------------------------------------------*/
	unsigned long strap;
	mfsdr(sdr_sdstp1, strap);
	if ((strap & SDR0_SDSTP1_PAE_MASK) == 0) {
		printf("PCI: SDR0_STRP1[PAE] not set.\n");
		printf("PCI: Configuration aborted.\n");
		return 0;
	}
#endif

	/*-------------------------------------------------------------------------+
	  | Set priority for all PLB3 devices to 0.
	  | Set PLB3 arbiter to fair mode.
	  +-------------------------------------------------------------------------*/
	mfsdr(sdr_amp1, addr);
	mtsdr(sdr_amp1, (addr & 0x000000FF) | 0x0000FF00);
	addr = mfdcr(plb3_acr);
	mtdcr(plb3_acr, addr | 0x80000000);

	/*-------------------------------------------------------------------------+
	  | Set priority for all PLB4 devices to 0.
	  +-------------------------------------------------------------------------*/
	mfsdr(sdr_amp0, addr);
	mtsdr(sdr_amp0, (addr & 0x000000FF) | 0x0000FF00);
	addr = mfdcr(plb4_acr) | 0xa0000000;	/* Was 0x8---- */
	mtdcr(plb4_acr, addr);

	/*-------------------------------------------------------------------------+
	  | Set Nebula PLB4 arbiter to fair mode.
	  +-------------------------------------------------------------------------*/
	/* Segment0 */
	addr = (mfdcr(plb0_acr) & ~plb0_acr_ppm_mask) | plb0_acr_ppm_fair;
	addr = (addr & ~plb0_acr_hbu_mask) | plb0_acr_hbu_enabled;
	addr = (addr & ~plb0_acr_rdp_mask) | plb0_acr_rdp_4deep;
	addr = (addr & ~plb0_acr_wrp_mask) | plb0_acr_wrp_2deep;
	mtdcr(plb0_acr, addr);

	/* Segment1 */
	addr = (mfdcr(plb1_acr) & ~plb1_acr_ppm_mask) | plb1_acr_ppm_fair;
	addr = (addr & ~plb1_acr_hbu_mask) | plb1_acr_hbu_enabled;
	addr = (addr & ~plb1_acr_rdp_mask) | plb1_acr_rdp_4deep;
	addr = (addr & ~plb1_acr_wrp_mask) | plb1_acr_wrp_2deep;
	mtdcr(plb1_acr, addr);

	return 1;
}
#endif				/* defined(CONFIG_PCI) && defined(CFG_PCI_PRE_INIT) */

/*************************************************************************
 *  pci_target_init
 *
 *	The bootstrap configuration provides default settings for the pci
 *	inbound map (PIM). But the bootstrap config choices are limited and
 *	may not be sufficient for a given board.
 *
 ************************************************************************/
#if defined(CONFIG_PCI) && defined(CFG_PCI_TARGET_INIT)
void pci_target_init(struct pci_controller *hose)
{
	/*--------------------------------------------------------------------------+
	 * Set up Direct MMIO registers
	 *--------------------------------------------------------------------------*/
	/*--------------------------------------------------------------------------+
	  | PowerPC440EPX PCI Master configuration.
	  | Map one 1Gig range of PLB/processor addresses to PCI memory space.
	  |   PLB address 0xA0000000-0xDFFFFFFF ==> PCI address 0xA0000000-0xDFFFFFFF
	  |   Use byte reversed out routines to handle endianess.
	  | Make this region non-prefetchable.
	  +--------------------------------------------------------------------------*/
	out32r(PCIX0_PMM0MA, 0x00000000);	/* PMM0 Mask/Attribute - disabled b4 setting */
	out32r(PCIX0_PMM0LA, CFG_PCI_MEMBASE);	/* PMM0 Local Address */
	out32r(PCIX0_PMM0PCILA, CFG_PCI_MEMBASE);	/* PMM0 PCI Low Address */
	out32r(PCIX0_PMM0PCIHA, 0x00000000);	/* PMM0 PCI High Address */
	out32r(PCIX0_PMM0MA, 0xE0000001);	/* 512M + No prefetching, and enable region */

	out32r(PCIX0_PMM1MA, 0x00000000);	/* PMM0 Mask/Attribute - disabled b4 setting */
	out32r(PCIX0_PMM1LA, CFG_PCI_MEMBASE2); /* PMM0 Local Address */
	out32r(PCIX0_PMM1PCILA, CFG_PCI_MEMBASE2);	/* PMM0 PCI Low Address */
	out32r(PCIX0_PMM1PCIHA, 0x00000000);	/* PMM0 PCI High Address */
	out32r(PCIX0_PMM1MA, 0xE0000001);	/* 512M + No prefetching, and enable region */

	out32r(PCIX0_PTM1MS, 0x00000001);	/* Memory Size/Attribute */
	out32r(PCIX0_PTM1LA, 0);	/* Local Addr. Reg */
	out32r(PCIX0_PTM2MS, 0);	/* Memory Size/Attribute */
	out32r(PCIX0_PTM2LA, 0);	/* Local Addr. Reg */

	/*--------------------------------------------------------------------------+
	 * Set up Configuration registers
	 *--------------------------------------------------------------------------*/

	/* Program the board's subsystem id/vendor id */
	pci_write_config_word(0, PCI_SUBSYSTEM_VENDOR_ID,
			      CFG_PCI_SUBSYS_VENDORID);
	pci_write_config_word(0, PCI_SUBSYSTEM_ID, CFG_PCI_SUBSYS_ID);

	/* Configure command register as bus master */
	pci_write_config_word(0, PCI_COMMAND, PCI_COMMAND_MASTER);

	/* 240nS PCI clock */
	pci_write_config_word(0, PCI_LATENCY_TIMER, 1);

	/* No error reporting */
	pci_write_config_word(0, PCI_ERREN, 0);

	pci_write_config_dword(0, PCI_BRDGOPT2, 0x00000101);

}
#endif				/* defined(CONFIG_PCI) && defined(CFG_PCI_TARGET_INIT) */

/*************************************************************************
 *  pci_master_init
 *
 ************************************************************************/
#if defined(CONFIG_PCI) && defined(CFG_PCI_MASTER_INIT)
void pci_master_init(struct pci_controller *hose)
{
	unsigned short temp_short;

	/*--------------------------------------------------------------------------+
	  | Write the PowerPC440 EP PCI Configuration regs.
	  |   Enable PowerPC440 EP to be a master on the PCI bus (PMM).
	  |   Enable PowerPC440 EP to act as a PCI memory target (PTM).
	  +--------------------------------------------------------------------------*/
	pci_read_config_word(0, PCI_COMMAND, &temp_short);
	pci_write_config_word(0, PCI_COMMAND,
			      temp_short | PCI_COMMAND_MASTER |
			      PCI_COMMAND_MEMORY);
}
#endif				/* defined(CONFIG_PCI) && defined(CFG_PCI_MASTER_INIT) */

/*************************************************************************
 *  is_pci_host
 *
 *	This routine is called to determine if a pci scan should be
 *	performed. With various hardware environments (especially cPCI and
 *	PPMC) it's insufficient to depend on the state of the arbiter enable
 *	bit in the strap register, or generic host/adapter assumptions.
 *
 *	Rather than hard-code a bad assumption in the general 440 code, the
 *	440 pci code requires the board to decide at runtime.
 *
 *	Return 0 for adapter mode, non-zero for host (monarch) mode.
 *
 *
 ************************************************************************/
#if defined(CONFIG_PCI)
int is_pci_host(struct pci_controller *hose)
{
	/* Cactus is always configured as host. */
	return (1);
}
#endif				/* defined(CONFIG_PCI) */
Commit	Line	Data
887e2ec9 SR	1	/*
	2	* (C) Copyright 2006
	3	* Stefan Roese, DENX Software Engineering, sr@denx.de.
	4	*
	5	* (C) Copyright 2006
	6	* Jacqueline Pira-Ferriol, AMCC/IBM, jpira-ferriol@fr.ibm.com
	7	* Alain Saurel, AMCC/IBM, alain.saurel@fr.ibm.com
	8	*
	9	* This program is free software; you can redistribute it and/or
	10	* modify it under the terms of the GNU General Public License as
	11	* published by the Free Software Foundation; either version 2 of
	12	* the License, or (at your option) any later version.
	13	*
	14	* This program is distributed in the hope that it will be useful,
	15	* but WITHOUT ANY WARRANTY; without even the implied warranty of
	16	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
	17	* GNU General Public License for more details.
	18	*
	19	* You should have received a copy of the GNU General Public License
	20	* along with this program; if not, write to the Free Software
	21	* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
	22	* MA 02111-1307 USA
	23	*/
	24
	25	#include <common.h>
	26	#include <asm/processor.h>
	27	#include <ppc440.h>
	28	#include "sequoia.h"
	29
	30	DECLARE_GLOBAL_DATA_PTR;
	31
	32	extern flash_info_t flash_info[CFG_MAX_FLASH_BANKS]; /* info for FLASH chips */
	33
	34	int board_early_init_f(void)
	35	{
	36	unsigned long sdr0_cust0;
	37	unsigned long sdr0_pfc1, sdr0_pfc2;
	38	register uint reg;
	39
	40	mtdcr(ebccfga, xbcfg);
	41	mtdcr(ebccfgd, 0xb8400000);
	42
	43	/*--------------------------------------------------------------------
	44	* Setup the GPIO pins
	45	-------------------------------------------------------------------/
	46	/* test-only: take GPIO init from pcs440ep ???? in config file */
	47	out32(GPIO0_OR, 0x00000000);
	48	out32(GPIO0_TCR, 0x0000000f);
	49	out32(GPIO0_OSRL, 0x50015400);
	50	out32(GPIO0_OSRH, 0x550050aa);
	51	out32(GPIO0_TSRL, 0x50015400);
	52	out32(GPIO0_TSRH, 0x55005000);
	53	out32(GPIO0_ISR1L, 0x50000000);
	54	out32(GPIO0_ISR1H, 0x00000000);
	55	out32(GPIO0_ISR2L, 0x00000000);
	56	out32(GPIO0_ISR2H, 0x00000100);
	57	out32(GPIO0_ISR3L, 0x00000000);
	58	out32(GPIO0_ISR3H, 0x00000000);
	59
	60	out32(GPIO1_OR, 0x00000000);
	61	out32(GPIO1_TCR, 0xc2000000);
	62	out32(GPIO1_OSRL, 0x5c280000);
	63	out32(GPIO1_OSRH, 0x00000000);
	64	out32(GPIO1_TSRL, 0x0c000000);
65	out32(GPIO1_TSRH, 0x00000000);
66	out32(GPIO1_ISR1L, 0x00005550);
67	out32(GPIO1_ISR1H, 0x00000000);
68	out32(GPIO1_ISR2L, 0x00050000);
69	out32(GPIO1_ISR2H, 0x00000000);
70	out32(GPIO1_ISR3L, 0x01400000);
71	out32(GPIO1_ISR3H, 0x00000000);
72
73	/*--------------------------------------------------------------------
74	* Setup the interrupt controller polarities, triggers, etc.
75	-------------------------------------------------------------------/
76	mtdcr(uic0sr, 0xffffffff); /* clear all */
77	mtdcr(uic0er, 0x00000000); /* disable all */
78	mtdcr(uic0cr, 0x00000005); /* ATI & UIC1 crit are critical */
79	mtdcr(uic0pr, 0xfffff7ff); /* per ref-board manual */
80	mtdcr(uic0tr, 0x00000000); /* per ref-board manual */
81	mtdcr(uic0vr, 0x00000000); /* int31 highest, base=0x000 */
82	mtdcr(uic0sr, 0xffffffff); /* clear all */
83
84	mtdcr(uic1sr, 0xffffffff); /* clear all */
85	mtdcr(uic1er, 0x00000000); /* disable all */
86	mtdcr(uic1cr, 0x00000000); /* all non-critical */
87	mtdcr(uic1pr, 0xffffffff); /* per ref-board manual */
88	mtdcr(uic1tr, 0x00000000); /* per ref-board manual */
89	mtdcr(uic1vr, 0x00000000); /* int31 highest, base=0x000 */
90	mtdcr(uic1sr, 0xffffffff); /* clear all */
91
92	mtdcr(uic2sr, 0xffffffff); /* clear all */
93	mtdcr(uic2er, 0x00000000); /* disable all */
94	mtdcr(uic2cr, 0x00000000); /* all non-critical */
95	mtdcr(uic2pr, 0xffffffff); /* per ref-board manual */
96	mtdcr(uic2tr, 0x00000000); /* per ref-board manual */
97	mtdcr(uic2vr, 0x00000000); /* int31 highest, base=0x000 */
98	mtdcr(uic2sr, 0xffffffff); /* clear all */
99
100	/* 50MHz tmrclk */
101	(unsigned char )(CFG_BCSR_BASE \| 0x04) = 0x00;
102
103	/* clear write protects */
104	(unsigned char )(CFG_BCSR_BASE \| 0x07) = 0x00;
105
106	/* enable Ethernet */
107	(unsigned char )(CFG_BCSR_BASE \| 0x08) = 0x00;
108
109	/* enable USB device */
110	(unsigned char )(CFG_BCSR_BASE \| 0x09) = 0x20;
111
112	/* select Ethernet pins */
113	mfsdr(SDR0_PFC1, sdr0_pfc1);
114	sdr0_pfc1 = (sdr0_pfc1 & ~SDR0_PFC1_SELECT_MASK) \| SDR0_PFC1_SELECT_CONFIG_4;
115	mfsdr(SDR0_PFC2, sdr0_pfc2);
116	sdr0_pfc2 = (sdr0_pfc2 & ~SDR0_PFC2_SELECT_MASK) \| SDR0_PFC2_SELECT_CONFIG_4;
117	mtsdr(SDR0_PFC2, sdr0_pfc2);
118	mtsdr(SDR0_PFC1, sdr0_pfc1);
119
120	/* PCI arbiter enabled */
121	mfsdr(sdr_pci0, reg);
122	mtsdr(sdr_pci0, 0x80000000 \| reg);
123
124	/* setup NAND FLASH */
125	mfsdr(SDR0_CUST0, sdr0_cust0);
126	sdr0_cust0 = SDR0_CUST0_MUX_NDFC_SEL \|
127	SDR0_CUST0_NDFC_ENABLE \|
128	SDR0_CUST0_NDFC_BW_8_BIT \|
129	SDR0_CUST0_NDFC_ARE_MASK \|
130	(0x80000000 >> (28 + CFG_NAND_CS));
131	mtsdr(SDR0_CUST0, sdr0_cust0);
132
133	return 0;
134	}
135
136	/*---------------------------------------------------------------------------+
137	\| misc_init_r.
138	+---------------------------------------------------------------------------*/
139	int misc_init_r(void)
140	{
141	uint pbcr;
142	int size_val = 0;
143	unsigned long usb2d0cr = 0;
144	unsigned long usb2phy0cr, usb2h0cr = 0;
145	unsigned long sdr0_pfc1;
146	char *act = getenv("usbact");
147
148	/*
149	* FLASH stuff...
150	*/
151
152	/* Re-do sizing to get full correct info */
153	#if defined(CONFIG_NAND_U_BOOT) \|\| defined(CONFIG_NAND_SPL)
154	mtdcr(ebccfga, pb3cr);
155	#else
156	mtdcr(ebccfga, pb0cr);
157	#endif
158	pbcr = mfdcr(ebccfgd);
159	switch (gd->bd->bi_flashsize) {
160	case 1 << 20:
161	size_val = 0;
162	break;
163	case 2 << 20:
164	size_val = 1;
165	break;
166	case 4 << 20:
167	size_val = 2;
168	break;
169	case 8 << 20:
170	size_val = 3;
171	break;
172	case 16 << 20:
173	size_val = 4;
174	break;
175	case 32 << 20:
176	size_val = 5;
177	break;
178	case 64 << 20:
179	size_val = 6;
180	break;
181	case 128 << 20:
182	size_val = 7;
183	break;
184	}
185	pbcr = (pbcr & 0x0001ffff) \| gd->bd->bi_flashstart \| (size_val << 17);
186	#if defined(CONFIG_NAND_U_BOOT) \|\| defined(CONFIG_NAND_SPL)
187	mtdcr(ebccfga, pb3cr);
188	#else
189	mtdcr(ebccfga, pb0cr);
190	#endif
191	mtdcr(ebccfgd, pbcr);
192
193	/* adjust flash start and offset */
194	gd->bd->bi_flashstart = 0 - gd->bd->bi_flashsize;
195	gd->bd->bi_flashoffset = 0;
196
197	#ifdef CFG_ENV_IS_IN_FLASH
198	/* Monitor protection ON by default */
199	(void)flash_protect(FLAG_PROTECT_SET,
200	-CFG_MONITOR_LEN,
201	0xffffffff,
202	&flash_info[0]);
203
204	/* Env protection ON by default */
205	(void)flash_protect(FLAG_PROTECT_SET,
206	CFG_ENV_ADDR_REDUND,
207	CFG_ENV_ADDR_REDUND + 2*CFG_ENV_SECT_SIZE - 1,
208	&flash_info[0]);
209	#endif
210
211	/*
212	* USB suff...
213	*/
214	if (act == NULL \|\| strcmp(act, "hostdev") == 0) {
215	/* SDR Setting */
216	mfsdr(SDR0_PFC1, sdr0_pfc1);
217	mfsdr(SDR0_USB0, usb2d0cr);
218	mfsdr(SDR0_USB2PHY0CR, usb2phy0cr);
219	mfsdr(SDR0_USB2H0CR, usb2h0cr);
220
221	usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_XOCLK_MASK;
222	usb2phy0cr = usb2phy0cr \| SDR0_USB2PHY0CR_XOCLK_EXTERNAL; /0/
223	usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_WDINT_MASK;
224	usb2phy0cr = usb2phy0cr \| SDR0_USB2PHY0CR_WDINT_16BIT_30MHZ; /1/
225	usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_DVBUS_MASK;
226	usb2phy0cr = usb2phy0cr \| SDR0_USB2PHY0CR_DVBUS_PURDIS; /0/
227	usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_DWNSTR_MASK;
228	usb2phy0cr = usb2phy0cr \| SDR0_USB2PHY0CR_DWNSTR_HOST; /1/
229	usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_UTMICN_MASK;
230	usb2phy0cr = usb2phy0cr \| SDR0_USB2PHY0CR_UTMICN_HOST; /1/
231
232	/* An 8-bit/60MHz interface is the only possible alternative
233	when connecting the Device to the PHY */
234	usb2h0cr = usb2h0cr &~SDR0_USB2H0CR_WDINT_MASK;
235	usb2h0cr = usb2h0cr \| SDR0_USB2H0CR_WDINT_16BIT_30MHZ; /1/
236
237	/* To enable the USB 2.0 Device function through the UTMI interface */
238	usb2d0cr = usb2d0cr &~SDR0_USB2D0CR_USB2DEV_EBC_SEL_MASK;
239	usb2d0cr = usb2d0cr \| SDR0_USB2D0CR_USB2DEV_SELECTION; /1/
240
241	sdr0_pfc1 = sdr0_pfc1 &~SDR0_PFC1_UES_MASK;
242	sdr0_pfc1 = sdr0_pfc1 \| SDR0_PFC1_UES_USB2D_SEL; /0/
243
244	mtsdr(SDR0_PFC1, sdr0_pfc1);
245	mtsdr(SDR0_USB0, usb2d0cr);
246	mtsdr(SDR0_USB2PHY0CR, usb2phy0cr);
247	mtsdr(SDR0_USB2H0CR, usb2h0cr);
248
249	/clear resets/
250	udelay (1000);
251	mtsdr(SDR0_SRST1, 0x00000000);
252	udelay (1000);
253	mtsdr(SDR0_SRST0, 0x00000000);
254
255	printf("USB: Host(int phy) Device(ext phy)\n");
256
257	} else if (strcmp(act, "dev") == 0) {
258	/-------------------PATCH-------------------------------/
259	mfsdr(SDR0_USB2PHY0CR, usb2phy0cr);
260
261	usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_XOCLK_MASK;
262	usb2phy0cr = usb2phy0cr \| SDR0_USB2PHY0CR_XOCLK_EXTERNAL; /0/
263	usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_DVBUS_MASK;
264	usb2phy0cr = usb2phy0cr \| SDR0_USB2PHY0CR_DVBUS_PURDIS; /0/
265	usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_DWNSTR_MASK;
266	usb2phy0cr = usb2phy0cr \| SDR0_USB2PHY0CR_DWNSTR_HOST; /1/
267	usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_UTMICN_MASK;
268	usb2phy0cr = usb2phy0cr \| SDR0_USB2PHY0CR_UTMICN_HOST; /1/
269	mtsdr(SDR0_USB2PHY0CR, usb2phy0cr);
270
271	udelay (1000);
272	mtsdr(SDR0_SRST1, 0x672c6000);
273
274	udelay (1000);
275	mtsdr(SDR0_SRST0, 0x00000080);
276
277	udelay (1000);
278	mtsdr(SDR0_SRST1, 0x60206000);
279
280	(unsigned int )(0xe0000350) = 0x00000001;
281
282	udelay (1000);
283	mtsdr(SDR0_SRST1, 0x60306000);
284	/-------------------PATCH-------------------------------/
285
286	/* SDR Setting */
287	mfsdr(SDR0_USB2PHY0CR, usb2phy0cr);
288	mfsdr(SDR0_USB2H0CR, usb2h0cr);
289	mfsdr(SDR0_USB0, usb2d0cr);
290	mfsdr(SDR0_PFC1, sdr0_pfc1);
291
292	usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_XOCLK_MASK;
293	usb2phy0cr = usb2phy0cr \| SDR0_USB2PHY0CR_XOCLK_EXTERNAL; /0/
294	usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_WDINT_MASK;
295	usb2phy0cr = usb2phy0cr \| SDR0_USB2PHY0CR_WDINT_8BIT_60MHZ; /0/
296	usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_DVBUS_MASK;
297	usb2phy0cr = usb2phy0cr \| SDR0_USB2PHY0CR_DVBUS_PUREN; /1/
298	usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_DWNSTR_MASK;
299	usb2phy0cr = usb2phy0cr \| SDR0_USB2PHY0CR_DWNSTR_DEV; /0/
300	usb2phy0cr = usb2phy0cr &~SDR0_USB2PHY0CR_UTMICN_MASK;
301	usb2phy0cr = usb2phy0cr \| SDR0_USB2PHY0CR_UTMICN_DEV; /0/
302
303	usb2h0cr = usb2h0cr &~SDR0_USB2H0CR_WDINT_MASK;
304	usb2h0cr = usb2h0cr \| SDR0_USB2H0CR_WDINT_8BIT_60MHZ; /0/
305
306	usb2d0cr = usb2d0cr &~SDR0_USB2D0CR_USB2DEV_EBC_SEL_MASK;
307	usb2d0cr = usb2d0cr \| SDR0_USB2D0CR_EBC_SELECTION; /0/
308
309	sdr0_pfc1 = sdr0_pfc1 &~SDR0_PFC1_UES_MASK;
310	sdr0_pfc1 = sdr0_pfc1 \| SDR0_PFC1_UES_EBCHR_SEL; /1/
311
312	mtsdr(SDR0_USB2H0CR, usb2h0cr);
313	mtsdr(SDR0_USB2PHY0CR, usb2phy0cr);
314	mtsdr(SDR0_USB0, usb2d0cr);
315	mtsdr(SDR0_PFC1, sdr0_pfc1);
316
317	/clear resets/
318	udelay (1000);
319	mtsdr(SDR0_SRST1, 0x00000000);
320	udelay (1000);
321	mtsdr(SDR0_SRST0, 0x00000000);
322
323	printf("USB: Device(int phy)\n");
324	}
325
326	return 0;
327	}
328
329	int checkboard(void)
330	{
331	char *s = getenv("serial#");
332
333	printf("Board: Sequoia - AMCC PPC440EPx Evaluation Board");
334	if (s != NULL) {
335	puts(", serial# ");
336	puts(s);
337	}
338	putc('\n');
339
340	return (0);
341	}
342
343	#if defined(CFG_DRAM_TEST)
344	int testdram(void)
345	{
346	unsigned long mem = (unsigned long )0;
347	const unsigned long kend = (1024 / sizeof(unsigned long));
348	unsigned long k, n;
349
350	mtmsr(0);
351
352	for (k = 0; k < CFG_MBYTES_SDRAM;
353	++k, mem += (1024 / sizeof(unsigned long))) {
354	if ((k & 1023) == 0) {
355	printf("%3d MB\r", k / 1024);
356	}
357
358	memset(mem, 0xaaaaaaaa, 1024);
359	for (n = 0; n < kend; ++n) {
360	if (mem[n] != 0xaaaaaaaa) {
361	printf("SDRAM test fails at: %08x\n",
362	(uint) & mem[n]);
363	return 1;
364	}
365	}
366
367	memset(mem, 0x55555555, 1024);
368	for (n = 0; n < kend; ++n) {
369	if (mem[n] != 0x55555555) {
370	printf("SDRAM test fails at: %08x\n",
371	(uint) & mem[n]);
372	return 1;
373	}
374	}
375	}
376	printf("SDRAM test passes\n");
377	return 0;
378	}
379	#endif
380
381	/*************************************************************************
382	* pci_pre_init
383	*
384	* This routine is called just prior to registering the hose and gives
385	* the board the opportunity to check things. Returning a value of zero
386	* indicates that things are bad & PCI initialization should be aborted.
387	*
388	* Different boards may wish to customize the pci controller structure
389	* (add regions, override default access routines, etc) or perform
390	* certain pre-initialization actions.
391	*
392	************************************************************************/
393	#if defined(CONFIG_PCI) && defined(CFG_PCI_PRE_INIT)
394	int pci_pre_init(struct pci_controller *hose)
395	{
396	unsigned long addr;
397	#if 0
398	/*--------------------------------------------------------------------------+
399	* Cactus is always configured as the host & requires the
400	* PCI arbiter to be enabled ???
401	--------------------------------------------------------------------------/
402	unsigned long strap;
403	mfsdr(sdr_sdstp1, strap);
404	if ((strap & SDR0_SDSTP1_PAE_MASK) == 0) {
405	printf("PCI: SDR0_STRP1[PAE] not set.\n");
406	printf("PCI: Configuration aborted.\n");
407	return 0;
408	}
409	#endif
410
411	/*-------------------------------------------------------------------------+
412	\| Set priority for all PLB3 devices to 0.
413	\| Set PLB3 arbiter to fair mode.
414	+-------------------------------------------------------------------------*/
415	mfsdr(sdr_amp1, addr);
416	mtsdr(sdr_amp1, (addr & 0x000000FF) \| 0x0000FF00);
417	addr = mfdcr(plb3_acr);
418	mtdcr(plb3_acr, addr \| 0x80000000);
419
420	/*-------------------------------------------------------------------------+
421	\| Set priority for all PLB4 devices to 0.
422	+-------------------------------------------------------------------------*/
423	mfsdr(sdr_amp0, addr);
424	mtsdr(sdr_amp0, (addr & 0x000000FF) \| 0x0000FF00);
425	addr = mfdcr(plb4_acr) \| 0xa0000000; /* Was 0x8---- */
426	mtdcr(plb4_acr, addr);
427
428	/*-------------------------------------------------------------------------+
429	\| Set Nebula PLB4 arbiter to fair mode.
430	+-------------------------------------------------------------------------*/
431	/* Segment0 */
432	addr = (mfdcr(plb0_acr) & ~plb0_acr_ppm_mask) \| plb0_acr_ppm_fair;
433	addr = (addr & ~plb0_acr_hbu_mask) \| plb0_acr_hbu_enabled;
434	addr = (addr & ~plb0_acr_rdp_mask) \| plb0_acr_rdp_4deep;
435	addr = (addr & ~plb0_acr_wrp_mask) \| plb0_acr_wrp_2deep;
436	mtdcr(plb0_acr, addr);
437
438	/* Segment1 */
439	addr = (mfdcr(plb1_acr) & ~plb1_acr_ppm_mask) \| plb1_acr_ppm_fair;
440	addr = (addr & ~plb1_acr_hbu_mask) \| plb1_acr_hbu_enabled;
441	addr = (addr & ~plb1_acr_rdp_mask) \| plb1_acr_rdp_4deep;
442	addr = (addr & ~plb1_acr_wrp_mask) \| plb1_acr_wrp_2deep;
443	mtdcr(plb1_acr, addr);
444
445	return 1;
446	}
447	#endif /* defined(CONFIG_PCI) && defined(CFG_PCI_PRE_INIT) */
448
449	/*************************************************************************
450	* pci_target_init
451	*
452	* The bootstrap configuration provides default settings for the pci
453	* inbound map (PIM). But the bootstrap config choices are limited and
454	* may not be sufficient for a given board.
455	*
456	************************************************************************/
457	#if defined(CONFIG_PCI) && defined(CFG_PCI_TARGET_INIT)
458	void pci_target_init(struct pci_controller *hose)
459	{
460	/*--------------------------------------------------------------------------+
461	* Set up Direct MMIO registers
462	--------------------------------------------------------------------------/
463	/*--------------------------------------------------------------------------+
464	\| PowerPC440EPX PCI Master configuration.
465	\| Map one 1Gig range of PLB/processor addresses to PCI memory space.
466	\| PLB address 0xA0000000-0xDFFFFFFF ==> PCI address 0xA0000000-0xDFFFFFFF
467	\| Use byte reversed out routines to handle endianess.
468	\| Make this region non-prefetchable.
469	+--------------------------------------------------------------------------*/
470	out32r(PCIX0_PMM0MA, 0x00000000); /* PMM0 Mask/Attribute - disabled b4 setting */
471	out32r(PCIX0_PMM0LA, CFG_PCI_MEMBASE); /* PMM0 Local Address */
472	out32r(PCIX0_PMM0PCILA, CFG_PCI_MEMBASE); /* PMM0 PCI Low Address */
473	out32r(PCIX0_PMM0PCIHA, 0x00000000); /* PMM0 PCI High Address */
474	out32r(PCIX0_PMM0MA, 0xE0000001); /* 512M + No prefetching, and enable region */
475
476	out32r(PCIX0_PMM1MA, 0x00000000); /* PMM0 Mask/Attribute - disabled b4 setting */
477	out32r(PCIX0_PMM1LA, CFG_PCI_MEMBASE2); /* PMM0 Local Address */
478	out32r(PCIX0_PMM1PCILA, CFG_PCI_MEMBASE2); /* PMM0 PCI Low Address */
479	out32r(PCIX0_PMM1PCIHA, 0x00000000); /* PMM0 PCI High Address */
480	out32r(PCIX0_PMM1MA, 0xE0000001); /* 512M + No prefetching, and enable region */
481
482	out32r(PCIX0_PTM1MS, 0x00000001); /* Memory Size/Attribute */
483	out32r(PCIX0_PTM1LA, 0); /* Local Addr. Reg */
484	out32r(PCIX0_PTM2MS, 0); /* Memory Size/Attribute */
485	out32r(PCIX0_PTM2LA, 0); /* Local Addr. Reg */
486
487	/*--------------------------------------------------------------------------+
488	* Set up Configuration registers
489	--------------------------------------------------------------------------/
490
491	/* Program the board's subsystem id/vendor id */
492	pci_write_config_word(0, PCI_SUBSYSTEM_VENDOR_ID,
493	CFG_PCI_SUBSYS_VENDORID);
494	pci_write_config_word(0, PCI_SUBSYSTEM_ID, CFG_PCI_SUBSYS_ID);
495
496	/* Configure command register as bus master */
497	pci_write_config_word(0, PCI_COMMAND, PCI_COMMAND_MASTER);
498
499	/* 240nS PCI clock */
500	pci_write_config_word(0, PCI_LATENCY_TIMER, 1);
501
502	/* No error reporting */
503	pci_write_config_word(0, PCI_ERREN, 0);
504
505	pci_write_config_dword(0, PCI_BRDGOPT2, 0x00000101);
506
507	}
508	#endif /* defined(CONFIG_PCI) && defined(CFG_PCI_TARGET_INIT) */
509
510	/*************************************************************************
511	* pci_master_init
512	*
513	************************************************************************/
514	#if defined(CONFIG_PCI) && defined(CFG_PCI_MASTER_INIT)
515	void pci_master_init(struct pci_controller *hose)
516	{
517	unsigned short temp_short;
518
519	/*--------------------------------------------------------------------------+
520	\| Write the PowerPC440 EP PCI Configuration regs.
521	\| Enable PowerPC440 EP to be a master on the PCI bus (PMM).
522	\| Enable PowerPC440 EP to act as a PCI memory target (PTM).
523	+--------------------------------------------------------------------------*/
524	pci_read_config_word(0, PCI_COMMAND, &temp_short);
525	pci_write_config_word(0, PCI_COMMAND,
526	temp_short \| PCI_COMMAND_MASTER \|
527	PCI_COMMAND_MEMORY);
528	}
529	#endif /* defined(CONFIG_PCI) && defined(CFG_PCI_MASTER_INIT) */
530
531	/*************************************************************************
532	* is_pci_host
533	*
534	* This routine is called to determine if a pci scan should be
535	* performed. With various hardware environments (especially cPCI and
536	* PPMC) it's insufficient to depend on the state of the arbiter enable
537	* bit in the strap register, or generic host/adapter assumptions.
538	*
539	* Rather than hard-code a bad assumption in the general 440 code, the
540	* 440 pci code requires the board to decide at runtime.
541	*
542	* Return 0 for adapter mode, non-zero for host (monarch) mode.
543	*
544	*
545	************************************************************************/
546	#if defined(CONFIG_PCI)
547	int is_pci_host(struct pci_controller *hose)
548	{
549	/* Cactus is always configured as host. */
550	return (1);
551	}
552	#endif /* defined(CONFIG_PCI) */