]>
Commit | Line | Data |
---|---|---|
24c3aca3 DL |
1 | /* |
2 | * Copyright (C) 2006 Freescale Semiconductor, Inc. | |
3 | * | |
1a459660 | 4 | * SPDX-License-Identifier: GPL-2.0+ |
24c3aca3 DL |
5 | */ |
6 | ||
7 | #ifndef __CONFIG_H | |
8 | #define __CONFIG_H | |
9 | ||
fdfaa29e KP |
10 | #define CONFIG_DISPLAY_BOARDINFO |
11 | ||
24c3aca3 DL |
12 | /* |
13 | * High Level Configuration Options | |
14 | */ | |
15 | #define CONFIG_E300 1 /* E300 family */ | |
16 | #define CONFIG_QE 1 /* Has QE */ | |
2c7920af | 17 | #define CONFIG_MPC832x 1 /* MPC832x CPU specific */ |
24c3aca3 | 18 | #define CONFIG_MPC832XEMDS 1 /* MPC832XEMDS board specific */ |
2ae18241 WD |
19 | |
20 | #define CONFIG_SYS_TEXT_BASE 0xFE000000 | |
24c3aca3 DL |
21 | |
22 | /* | |
23 | * System Clock Setup | |
24 | */ | |
25 | #ifdef CONFIG_PCISLAVE | |
26 | #define CONFIG_83XX_PCICLK 66000000 /* in HZ */ | |
27 | #else | |
28 | #define CONFIG_83XX_CLKIN 66000000 /* in Hz */ | |
29 | #endif | |
30 | ||
31 | #ifndef CONFIG_SYS_CLK_FREQ | |
32 | #define CONFIG_SYS_CLK_FREQ 66000000 | |
33 | #endif | |
34 | ||
35 | /* | |
36 | * Hardware Reset Configuration Word | |
37 | */ | |
6d0f6bcf | 38 | #define CONFIG_SYS_HRCW_LOW (\ |
24c3aca3 DL |
39 | HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\ |
40 | HRCWL_DDR_TO_SCB_CLK_2X1 |\ | |
41 | HRCWL_VCO_1X2 |\ | |
42 | HRCWL_CSB_TO_CLKIN_2X1 |\ | |
43 | HRCWL_CORE_TO_CSB_2X1 |\ | |
44 | HRCWL_CE_PLL_VCO_DIV_2 |\ | |
45 | HRCWL_CE_PLL_DIV_1X1 |\ | |
46 | HRCWL_CE_TO_PLL_1X3) | |
47 | ||
48 | #ifdef CONFIG_PCISLAVE | |
6d0f6bcf | 49 | #define CONFIG_SYS_HRCW_HIGH (\ |
24c3aca3 DL |
50 | HRCWH_PCI_AGENT |\ |
51 | HRCWH_PCI1_ARBITER_DISABLE |\ | |
52 | HRCWH_CORE_ENABLE |\ | |
53 | HRCWH_FROM_0XFFF00100 |\ | |
54 | HRCWH_BOOTSEQ_DISABLE |\ | |
55 | HRCWH_SW_WATCHDOG_DISABLE |\ | |
56 | HRCWH_ROM_LOC_LOCAL_16BIT |\ | |
57 | HRCWH_BIG_ENDIAN |\ | |
58 | HRCWH_LALE_NORMAL) | |
59 | #else | |
6d0f6bcf | 60 | #define CONFIG_SYS_HRCW_HIGH (\ |
24c3aca3 DL |
61 | HRCWH_PCI_HOST |\ |
62 | HRCWH_PCI1_ARBITER_ENABLE |\ | |
63 | HRCWH_CORE_ENABLE |\ | |
64 | HRCWH_FROM_0X00000100 |\ | |
65 | HRCWH_BOOTSEQ_DISABLE |\ | |
66 | HRCWH_SW_WATCHDOG_DISABLE |\ | |
67 | HRCWH_ROM_LOC_LOCAL_16BIT |\ | |
68 | HRCWH_BIG_ENDIAN |\ | |
69 | HRCWH_LALE_NORMAL) | |
70 | #endif | |
71 | ||
72 | /* | |
73 | * System IO Config | |
74 | */ | |
6d0f6bcf | 75 | #define CONFIG_SYS_SICRL 0x00000000 |
24c3aca3 DL |
76 | |
77 | #define CONFIG_BOARD_EARLY_INIT_F /* call board_pre_init */ | |
14778585 | 78 | #define CONFIG_BOARD_EARLY_INIT_R |
24c3aca3 DL |
79 | |
80 | /* | |
81 | * IMMR new address | |
82 | */ | |
6d0f6bcf | 83 | #define CONFIG_SYS_IMMR 0xE0000000 |
24c3aca3 DL |
84 | |
85 | /* | |
86 | * DDR Setup | |
87 | */ | |
989091ac JH |
88 | #define CONFIG_SYS_DDR_BASE 0x00000000 /* DDR is system memory */ |
89 | #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_BASE | |
6d0f6bcf | 90 | #define CONFIG_SYS_DDR_SDRAM_BASE CONFIG_SYS_DDR_BASE |
989091ac | 91 | #define CONFIG_SYS_DDRCDR 0x73000002 /* DDR II voltage is 1.8V */ |
24c3aca3 DL |
92 | |
93 | #undef CONFIG_SPD_EEPROM | |
94 | #if defined(CONFIG_SPD_EEPROM) | |
95 | /* Determine DDR configuration from I2C interface | |
96 | */ | |
97 | #define SPD_EEPROM_ADDRESS 0x51 /* DDR SODIMM */ | |
98 | #else | |
99 | /* Manually set up DDR parameters | |
100 | */ | |
6d0f6bcf | 101 | #define CONFIG_SYS_DDR_SIZE 128 /* MB */ |
2fef4020 JH |
102 | #define CONFIG_SYS_DDR_CS0_CONFIG (CSCONFIG_EN \ |
103 | | CSCONFIG_AP \ | |
104 | | CSCONFIG_ODT_WR_CFG \ | |
105 | | CSCONFIG_ROW_BIT_13 \ | |
106 | | CSCONFIG_COL_BIT_10) | |
107 | /* 0x80840102 */ | |
108 | #define CONFIG_SYS_DDR_TIMING_0 ((0 << TIMING_CFG0_RWT_SHIFT) \ | |
109 | | (0 << TIMING_CFG0_WRT_SHIFT) \ | |
110 | | (0 << TIMING_CFG0_RRT_SHIFT) \ | |
111 | | (0 << TIMING_CFG0_WWT_SHIFT) \ | |
112 | | (2 << TIMING_CFG0_ACT_PD_EXIT_SHIFT) \ | |
113 | | (2 << TIMING_CFG0_PRE_PD_EXIT_SHIFT) \ | |
114 | | (8 << TIMING_CFG0_ODT_PD_EXIT_SHIFT) \ | |
115 | | (2 << TIMING_CFG0_MRS_CYC_SHIFT)) | |
116 | /* 0x00220802 */ | |
117 | #define CONFIG_SYS_DDR_TIMING_1 ((3 << TIMING_CFG1_PRETOACT_SHIFT) \ | |
118 | | (9 << TIMING_CFG1_ACTTOPRE_SHIFT) \ | |
119 | | (3 << TIMING_CFG1_ACTTORW_SHIFT) \ | |
120 | | (5 << TIMING_CFG1_CASLAT_SHIFT) \ | |
121 | | (13 << TIMING_CFG1_REFREC_SHIFT) \ | |
122 | | (3 << TIMING_CFG1_WRREC_SHIFT) \ | |
123 | | (2 << TIMING_CFG1_ACTTOACT_SHIFT) \ | |
124 | | (2 << TIMING_CFG1_WRTORD_SHIFT)) | |
125 | /* 0x3935D322 */ | |
126 | #define CONFIG_SYS_DDR_TIMING_2 ((0 << TIMING_CFG2_ADD_LAT_SHIFT) \ | |
127 | | (31 << TIMING_CFG2_CPO_SHIFT) \ | |
128 | | (2 << TIMING_CFG2_WR_LAT_DELAY_SHIFT) \ | |
129 | | (2 << TIMING_CFG2_RD_TO_PRE_SHIFT) \ | |
130 | | (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) \ | |
131 | | (3 << TIMING_CFG2_CKE_PLS_SHIFT) \ | |
132 | | (10 << TIMING_CFG2_FOUR_ACT_SHIFT)) | |
133 | /* 0x0F9048CA */ | |
989091ac | 134 | #define CONFIG_SYS_DDR_TIMING_3 0x00000000 |
2fef4020 JH |
135 | #define CONFIG_SYS_DDR_CLK_CNTL DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05 |
136 | /* 0x02000000 */ | |
137 | #define CONFIG_SYS_DDR_MODE ((0x4440 << SDRAM_MODE_ESD_SHIFT) \ | |
138 | | (0x0232 << SDRAM_MODE_SD_SHIFT)) | |
139 | /* 0x44400232 */ | |
6d0f6bcf | 140 | #define CONFIG_SYS_DDR_MODE2 0x8000c000 |
2fef4020 JH |
141 | #define CONFIG_SYS_DDR_INTERVAL ((800 << SDRAM_INTERVAL_REFINT_SHIFT) \ |
142 | | (100 << SDRAM_INTERVAL_BSTOPRE_SHIFT)) | |
143 | /* 0x03200064 */ | |
989091ac | 144 | #define CONFIG_SYS_DDR_CS0_BNDS 0x00000007 |
2fef4020 JH |
145 | #define CONFIG_SYS_DDR_SDRAM_CFG (SDRAM_CFG_SREN \ |
146 | | SDRAM_CFG_SDRAM_TYPE_DDR2 \ | |
147 | | SDRAM_CFG_32_BE) | |
148 | /* 0x43080000 */ | |
6d0f6bcf | 149 | #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 |
24c3aca3 DL |
150 | #endif |
151 | ||
152 | /* | |
153 | * Memory test | |
154 | */ | |
6d0f6bcf JCPV |
155 | #undef CONFIG_SYS_DRAM_TEST /* memory test, takes time */ |
156 | #define CONFIG_SYS_MEMTEST_START 0x00000000 /* memtest region */ | |
157 | #define CONFIG_SYS_MEMTEST_END 0x00100000 | |
24c3aca3 DL |
158 | |
159 | /* | |
160 | * The reserved memory | |
161 | */ | |
14d0a02a | 162 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */ |
24c3aca3 | 163 | |
6d0f6bcf JCPV |
164 | #if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE) |
165 | #define CONFIG_SYS_RAMBOOT | |
24c3aca3 | 166 | #else |
6d0f6bcf | 167 | #undef CONFIG_SYS_RAMBOOT |
24c3aca3 DL |
168 | #endif |
169 | ||
6d0f6bcf | 170 | /* CONFIG_SYS_MONITOR_LEN must be a multiple of CONFIG_ENV_SECT_SIZE */ |
989091ac | 171 | #define CONFIG_SYS_MONITOR_LEN (384 * 1024) /* Reserve 384 kB for Mon */ |
3b6b256c | 172 | #define CONFIG_SYS_MALLOC_LEN (256 * 1024) /* Reserved for malloc */ |
24c3aca3 DL |
173 | |
174 | /* | |
175 | * Initial RAM Base Address Setup | |
176 | */ | |
6d0f6bcf | 177 | #define CONFIG_SYS_INIT_RAM_LOCK 1 |
989091ac JH |
178 | #define CONFIG_SYS_INIT_RAM_ADDR 0xE6000000 /* Initial RAM addr */ |
179 | #define CONFIG_SYS_INIT_RAM_SIZE 0x1000 /* Size of used area in RAM */ | |
180 | #define CONFIG_SYS_GBL_DATA_OFFSET \ | |
181 | (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) | |
24c3aca3 DL |
182 | |
183 | /* | |
184 | * Local Bus Configuration & Clock Setup | |
185 | */ | |
c7190f02 KP |
186 | #define CONFIG_SYS_LCRR_DBYP LCRR_DBYP |
187 | #define CONFIG_SYS_LCRR_CLKDIV LCRR_CLKDIV_2 | |
6d0f6bcf | 188 | #define CONFIG_SYS_LBC_LBCR 0x00000000 |
24c3aca3 DL |
189 | |
190 | /* | |
191 | * FLASH on the Local Bus | |
192 | */ | |
6d0f6bcf | 193 | #define CONFIG_SYS_FLASH_CFI /* use the Common Flash Interface */ |
989091ac JH |
194 | #define CONFIG_FLASH_CFI_DRIVER /* use the CFI driver */ |
195 | #define CONFIG_SYS_FLASH_BASE 0xFE000000 /* FLASH base address */ | |
196 | #define CONFIG_SYS_FLASH_SIZE 16 /* FLASH size is 16M */ | |
197 | #define CONFIG_SYS_FLASH_PROTECTION 1 /* Use h/w Flash protection. */ | |
24c3aca3 | 198 | |
989091ac JH |
199 | /* Window base at flash base */ |
200 | #define CONFIG_SYS_LBLAWBAR0_PRELIM CONFIG_SYS_FLASH_BASE | |
7d6a0982 | 201 | #define CONFIG_SYS_LBLAWAR0_PRELIM (LBLAWAR_EN | LBLAWAR_32MB) |
24c3aca3 | 202 | |
989091ac | 203 | #define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE \ |
7d6a0982 JH |
204 | | BR_PS_16 /* 16 bit port */ \ |
205 | | BR_MS_GPCM /* MSEL = GPCM */ \ | |
206 | | BR_V) /* valid */ | |
207 | #define CONFIG_SYS_OR0_PRELIM (MEG_TO_AM(CONFIG_SYS_FLASH_SIZE) \ | |
208 | | OR_GPCM_XAM \ | |
209 | | OR_GPCM_CSNT \ | |
210 | | OR_GPCM_ACS_DIV2 \ | |
211 | | OR_GPCM_XACS \ | |
212 | | OR_GPCM_SCY_15 \ | |
213 | | OR_GPCM_TRLX_SET \ | |
214 | | OR_GPCM_EHTR_SET \ | |
215 | | OR_GPCM_EAD) | |
216 | /* 0xfe006ff7 */ | |
24c3aca3 | 217 | |
989091ac JH |
218 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */ |
219 | #define CONFIG_SYS_MAX_FLASH_SECT 128 /* sectors per device */ | |
24c3aca3 | 220 | |
6d0f6bcf | 221 | #undef CONFIG_SYS_FLASH_CHECKSUM |
24c3aca3 DL |
222 | |
223 | /* | |
224 | * BCSR on the Local Bus | |
225 | */ | |
989091ac JH |
226 | #define CONFIG_SYS_BCSR 0xF8000000 |
227 | /* Access window base at BCSR base */ | |
228 | #define CONFIG_SYS_LBLAWBAR1_PRELIM CONFIG_SYS_BCSR | |
7d6a0982 JH |
229 | #define CONFIG_SYS_LBLAWAR1_PRELIM (LBLAWAR_EN | LBLAWAR_32KB) |
230 | ||
231 | #define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_BCSR \ | |
232 | | BR_PS_8 \ | |
233 | | BR_MS_GPCM \ | |
234 | | BR_V) | |
235 | #define CONFIG_SYS_OR1_PRELIM (OR_AM_32KB \ | |
236 | | OR_GPCM_XAM \ | |
237 | | OR_GPCM_CSNT \ | |
238 | | OR_GPCM_XACS \ | |
239 | | OR_GPCM_SCY_15 \ | |
240 | | OR_GPCM_TRLX_SET \ | |
241 | | OR_GPCM_EHTR_SET \ | |
242 | | OR_GPCM_EAD) | |
243 | /* 0xFFFFE9F7 */ | |
24c3aca3 DL |
244 | |
245 | /* | |
246 | * Windows to access PIB via local bus | |
247 | */ | |
7d6a0982 JH |
248 | /* PIB window base 0xF8008000 */ |
249 | #define CONFIG_SYS_PIB_BASE 0xF8008000 | |
250 | #define CONFIG_SYS_PIB_WINDOW_SIZE (32 * 1024) | |
251 | #define CONFIG_SYS_LBLAWBAR3_PRELIM CONFIG_SYS_PIB_BASE | |
252 | #define CONFIG_SYS_LBLAWAR3_PRELIM (LBLAWAR_EN | LBLAWAR_64KB) | |
24c3aca3 DL |
253 | |
254 | /* | |
255 | * CS2 on Local Bus, to PIB | |
256 | */ | |
7d6a0982 JH |
257 | #define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_PIB_BASE \ |
258 | | BR_PS_8 \ | |
259 | | BR_MS_GPCM \ | |
260 | | BR_V) | |
261 | /* 0xF8008801 */ | |
262 | #define CONFIG_SYS_OR2_PRELIM (P2SZ_TO_AM(CONFIG_SYS_PIB_WINDOW_SIZE) \ | |
263 | | OR_GPCM_XAM \ | |
264 | | OR_GPCM_CSNT \ | |
265 | | OR_GPCM_XACS \ | |
266 | | OR_GPCM_SCY_15 \ | |
267 | | OR_GPCM_TRLX_SET \ | |
268 | | OR_GPCM_EHTR_SET \ | |
269 | | OR_GPCM_EAD) | |
270 | /* 0xffffe9f7 */ | |
24c3aca3 DL |
271 | |
272 | /* | |
273 | * CS3 on Local Bus, to PIB | |
274 | */ | |
7d6a0982 JH |
275 | #define CONFIG_SYS_BR3_PRELIM ((CONFIG_SYS_PIB_BASE + \ |
276 | CONFIG_SYS_PIB_WINDOW_SIZE) \ | |
277 | | BR_PS_8 \ | |
278 | | BR_MS_GPCM \ | |
279 | | BR_V) | |
280 | /* 0xF8010801 */ | |
281 | #define CONFIG_SYS_OR3_PRELIM (P2SZ_TO_AM(CONFIG_SYS_PIB_WINDOW_SIZE) \ | |
282 | | OR_GPCM_XAM \ | |
283 | | OR_GPCM_CSNT \ | |
284 | | OR_GPCM_XACS \ | |
285 | | OR_GPCM_SCY_15 \ | |
286 | | OR_GPCM_TRLX_SET \ | |
287 | | OR_GPCM_EHTR_SET \ | |
288 | | OR_GPCM_EAD) | |
289 | /* 0xffffe9f7 */ | |
24c3aca3 DL |
290 | |
291 | /* | |
292 | * Serial Port | |
293 | */ | |
294 | #define CONFIG_CONS_INDEX 1 | |
6d0f6bcf JCPV |
295 | #define CONFIG_SYS_NS16550_SERIAL |
296 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
297 | #define CONFIG_SYS_NS16550_CLK get_bus_freq(0) | |
24c3aca3 | 298 | |
6d0f6bcf | 299 | #define CONFIG_SYS_BAUDRATE_TABLE \ |
989091ac | 300 | {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 115200} |
24c3aca3 | 301 | |
6d0f6bcf JCPV |
302 | #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_IMMR+0x4500) |
303 | #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_IMMR+0x4600) | |
24c3aca3 | 304 | |
22d71a71 | 305 | #define CONFIG_CMDLINE_EDITING 1 /* add command line history */ |
a059e90e | 306 | #define CONFIG_AUTO_COMPLETE /* add autocompletion support */ |
24c3aca3 | 307 | |
24c3aca3 | 308 | /* I2C */ |
00f792e0 HS |
309 | #define CONFIG_SYS_I2C |
310 | #define CONFIG_SYS_I2C_FSL | |
311 | #define CONFIG_SYS_FSL_I2C_SPEED 400000 | |
312 | #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F | |
313 | #define CONFIG_SYS_FSL_I2C_OFFSET 0x3000 | |
314 | #define CONFIG_SYS_I2C_NOPROBES { {0, 0x51} } | |
24c3aca3 DL |
315 | |
316 | /* | |
317 | * Config on-board RTC | |
318 | */ | |
319 | #define CONFIG_RTC_DS1374 /* use ds1374 rtc via i2c */ | |
6d0f6bcf | 320 | #define CONFIG_SYS_I2C_RTC_ADDR 0x68 /* at address 0x68 */ |
24c3aca3 DL |
321 | |
322 | /* | |
323 | * General PCI | |
324 | * Addresses are mapped 1-1. | |
325 | */ | |
9993e196 KP |
326 | #define CONFIG_SYS_PCI1_MEM_BASE 0x80000000 |
327 | #define CONFIG_SYS_PCI1_MEM_PHYS CONFIG_SYS_PCI1_MEM_BASE | |
328 | #define CONFIG_SYS_PCI1_MEM_SIZE 0x10000000 /* 256M */ | |
329 | #define CONFIG_SYS_PCI1_MMIO_BASE 0x90000000 | |
330 | #define CONFIG_SYS_PCI1_MMIO_PHYS CONFIG_SYS_PCI1_MMIO_BASE | |
331 | #define CONFIG_SYS_PCI1_MMIO_SIZE 0x10000000 /* 256M */ | |
332 | #define CONFIG_SYS_PCI1_IO_BASE 0x00000000 | |
333 | #define CONFIG_SYS_PCI1_IO_PHYS 0xE0300000 | |
334 | #define CONFIG_SYS_PCI1_IO_SIZE 0x100000 /* 1M */ | |
24c3aca3 | 335 | |
6d0f6bcf JCPV |
336 | #define CONFIG_SYS_PCI_SLV_MEM_LOCAL CONFIG_SYS_SDRAM_BASE |
337 | #define CONFIG_SYS_PCI_SLV_MEM_BUS 0x00000000 | |
338 | #define CONFIG_SYS_PCI_SLV_MEM_SIZE 0x80000000 | |
24c3aca3 DL |
339 | |
340 | ||
341 | #ifdef CONFIG_PCI | |
842033e6 | 342 | #define CONFIG_PCI_INDIRECT_BRIDGE |
24c3aca3 | 343 | |
24c3aca3 | 344 | #define CONFIG_PCI_PNP /* do pci plug-and-play */ |
9993e196 | 345 | #define CONFIG_83XX_PCI_STREAMING |
24c3aca3 DL |
346 | |
347 | #undef CONFIG_EEPRO100 | |
348 | #undef CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ | |
6d0f6bcf | 349 | #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1957 /* Freescale */ |
24c3aca3 DL |
350 | |
351 | #endif /* CONFIG_PCI */ | |
352 | ||
24c3aca3 DL |
353 | /* |
354 | * QE UEC ethernet configuration | |
355 | */ | |
356 | #define CONFIG_UEC_ETH | |
78b7a8ef | 357 | #define CONFIG_ETHPRIME "UEC0" |
24c3aca3 DL |
358 | |
359 | #define CONFIG_UEC_ETH1 /* ETH3 */ | |
360 | ||
361 | #ifdef CONFIG_UEC_ETH1 | |
6d0f6bcf JCPV |
362 | #define CONFIG_SYS_UEC1_UCC_NUM 2 /* UCC3 */ |
363 | #define CONFIG_SYS_UEC1_RX_CLK QE_CLK9 | |
364 | #define CONFIG_SYS_UEC1_TX_CLK QE_CLK10 | |
365 | #define CONFIG_SYS_UEC1_ETH_TYPE FAST_ETH | |
366 | #define CONFIG_SYS_UEC1_PHY_ADDR 3 | |
865ff856 | 367 | #define CONFIG_SYS_UEC1_INTERFACE_TYPE PHY_INTERFACE_MODE_MII |
582c55a0 | 368 | #define CONFIG_SYS_UEC1_INTERFACE_SPEED 100 |
24c3aca3 DL |
369 | #endif |
370 | ||
371 | #define CONFIG_UEC_ETH2 /* ETH4 */ | |
372 | ||
373 | #ifdef CONFIG_UEC_ETH2 | |
6d0f6bcf JCPV |
374 | #define CONFIG_SYS_UEC2_UCC_NUM 3 /* UCC4 */ |
375 | #define CONFIG_SYS_UEC2_RX_CLK QE_CLK7 | |
376 | #define CONFIG_SYS_UEC2_TX_CLK QE_CLK8 | |
377 | #define CONFIG_SYS_UEC2_ETH_TYPE FAST_ETH | |
378 | #define CONFIG_SYS_UEC2_PHY_ADDR 4 | |
865ff856 | 379 | #define CONFIG_SYS_UEC2_INTERFACE_TYPE PHY_INTERFACE_MODE_MII |
582c55a0 | 380 | #define CONFIG_SYS_UEC2_INTERFACE_SPEED 100 |
24c3aca3 DL |
381 | #endif |
382 | ||
383 | /* | |
384 | * Environment | |
385 | */ | |
6d0f6bcf | 386 | #ifndef CONFIG_SYS_RAMBOOT |
5a1aceb0 | 387 | #define CONFIG_ENV_IS_IN_FLASH 1 |
989091ac JH |
388 | #define CONFIG_ENV_ADDR \ |
389 | (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN) | |
0e8d1586 JCPV |
390 | #define CONFIG_ENV_SECT_SIZE 0x20000 |
391 | #define CONFIG_ENV_SIZE 0x2000 | |
24c3aca3 | 392 | #else |
989091ac | 393 | #define CONFIG_SYS_NO_FLASH 1 /* Flash is not usable now */ |
93f6d725 | 394 | #define CONFIG_ENV_IS_NOWHERE 1 /* Store ENV in memory only */ |
6d0f6bcf | 395 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - 0x1000) |
0e8d1586 | 396 | #define CONFIG_ENV_SIZE 0x2000 |
24c3aca3 DL |
397 | #endif |
398 | ||
399 | #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ | |
6d0f6bcf | 400 | #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ |
24c3aca3 | 401 | |
079a136c JL |
402 | /* |
403 | * BOOTP options | |
404 | */ | |
405 | #define CONFIG_BOOTP_BOOTFILESIZE | |
406 | #define CONFIG_BOOTP_BOOTPATH | |
407 | #define CONFIG_BOOTP_GATEWAY | |
408 | #define CONFIG_BOOTP_HOSTNAME | |
409 | ||
410 | ||
8ea5499a JL |
411 | /* |
412 | * Command line configuration. | |
413 | */ | |
8ea5499a JL |
414 | #define CONFIG_CMD_PING |
415 | #define CONFIG_CMD_I2C | |
416 | #define CONFIG_CMD_ASKENV | |
417 | ||
24c3aca3 | 418 | #if defined(CONFIG_PCI) |
8ea5499a | 419 | #define CONFIG_CMD_PCI |
24c3aca3 | 420 | #endif |
8ea5499a | 421 | |
24c3aca3 DL |
422 | #undef CONFIG_WATCHDOG /* watchdog disabled */ |
423 | ||
424 | /* | |
425 | * Miscellaneous configurable options | |
426 | */ | |
989091ac JH |
427 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
428 | #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */ | |
24c3aca3 | 429 | |
8ea5499a | 430 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 431 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
24c3aca3 | 432 | #else |
6d0f6bcf | 433 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
24c3aca3 DL |
434 | #endif |
435 | ||
989091ac JH |
436 | /* Print Buffer Size */ |
437 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) | |
438 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
439 | /* Boot Argument Buffer Size */ | |
440 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE | |
24c3aca3 DL |
441 | |
442 | /* | |
443 | * For booting Linux, the board info and command line data | |
9f530d59 | 444 | * have to be in the first 256 MB of memory, since this is |
24c3aca3 DL |
445 | * the maximum mapped by the Linux kernel during initialization. |
446 | */ | |
989091ac JH |
447 | /* Initial Memory map for Linux */ |
448 | #define CONFIG_SYS_BOOTMAPSZ (256 << 20) | |
24c3aca3 DL |
449 | |
450 | /* | |
451 | * Core HID Setup | |
452 | */ | |
1a2e203b KP |
453 | #define CONFIG_SYS_HID0_INIT 0x000000000 |
454 | #define CONFIG_SYS_HID0_FINAL (HID0_ENABLE_MACHINE_CHECK | \ | |
455 | HID0_ENABLE_INSTRUCTION_CACHE) | |
6d0f6bcf | 456 | #define CONFIG_SYS_HID2 HID2_HBE |
24c3aca3 | 457 | |
24c3aca3 DL |
458 | /* |
459 | * MMU Setup | |
460 | */ | |
461 | ||
31d82672 BB |
462 | #define CONFIG_HIGH_BATS 1 /* High BATs supported */ |
463 | ||
24c3aca3 | 464 | /* DDR: cache cacheable */ |
989091ac | 465 | #define CONFIG_SYS_IBAT0L (CONFIG_SYS_SDRAM_BASE \ |
72cd4087 | 466 | | BATL_PP_RW \ |
989091ac JH |
467 | | BATL_MEMCOHERENCE) |
468 | #define CONFIG_SYS_IBAT0U (CONFIG_SYS_SDRAM_BASE \ | |
469 | | BATU_BL_256M \ | |
470 | | BATU_VS \ | |
471 | | BATU_VP) | |
6d0f6bcf JCPV |
472 | #define CONFIG_SYS_DBAT0L CONFIG_SYS_IBAT0L |
473 | #define CONFIG_SYS_DBAT0U CONFIG_SYS_IBAT0U | |
24c3aca3 DL |
474 | |
475 | /* IMMRBAR & PCI IO: cache-inhibit and guarded */ | |
989091ac | 476 | #define CONFIG_SYS_IBAT1L (CONFIG_SYS_IMMR \ |
72cd4087 | 477 | | BATL_PP_RW \ |
989091ac JH |
478 | | BATL_CACHEINHIBIT \ |
479 | | BATL_GUARDEDSTORAGE) | |
480 | #define CONFIG_SYS_IBAT1U (CONFIG_SYS_IMMR \ | |
481 | | BATU_BL_4M \ | |
482 | | BATU_VS \ | |
483 | | BATU_VP) | |
6d0f6bcf JCPV |
484 | #define CONFIG_SYS_DBAT1L CONFIG_SYS_IBAT1L |
485 | #define CONFIG_SYS_DBAT1U CONFIG_SYS_IBAT1U | |
24c3aca3 DL |
486 | |
487 | /* BCSR: cache-inhibit and guarded */ | |
989091ac | 488 | #define CONFIG_SYS_IBAT2L (CONFIG_SYS_BCSR \ |
72cd4087 | 489 | | BATL_PP_RW \ |
989091ac JH |
490 | | BATL_CACHEINHIBIT \ |
491 | | BATL_GUARDEDSTORAGE) | |
492 | #define CONFIG_SYS_IBAT2U (CONFIG_SYS_BCSR \ | |
493 | | BATU_BL_128K \ | |
494 | | BATU_VS \ | |
495 | | BATU_VP) | |
6d0f6bcf JCPV |
496 | #define CONFIG_SYS_DBAT2L CONFIG_SYS_IBAT2L |
497 | #define CONFIG_SYS_DBAT2U CONFIG_SYS_IBAT2U | |
24c3aca3 DL |
498 | |
499 | /* FLASH: icache cacheable, but dcache-inhibit and guarded */ | |
989091ac | 500 | #define CONFIG_SYS_IBAT3L (CONFIG_SYS_FLASH_BASE \ |
72cd4087 | 501 | | BATL_PP_RW \ |
989091ac JH |
502 | | BATL_MEMCOHERENCE) |
503 | #define CONFIG_SYS_IBAT3U (CONFIG_SYS_FLASH_BASE \ | |
504 | | BATU_BL_32M \ | |
505 | | BATU_VS \ | |
506 | | BATU_VP) | |
507 | #define CONFIG_SYS_DBAT3L (CONFIG_SYS_FLASH_BASE \ | |
72cd4087 | 508 | | BATL_PP_RW \ |
989091ac JH |
509 | | BATL_CACHEINHIBIT \ |
510 | | BATL_GUARDEDSTORAGE) | |
6d0f6bcf | 511 | #define CONFIG_SYS_DBAT3U CONFIG_SYS_IBAT3U |
24c3aca3 | 512 | |
6d0f6bcf JCPV |
513 | #define CONFIG_SYS_IBAT4L (0) |
514 | #define CONFIG_SYS_IBAT4U (0) | |
515 | #define CONFIG_SYS_DBAT4L CONFIG_SYS_IBAT4L | |
516 | #define CONFIG_SYS_DBAT4U CONFIG_SYS_IBAT4U | |
24c3aca3 DL |
517 | |
518 | /* Stack in dcache: cacheable, no memory coherence */ | |
72cd4087 | 519 | #define CONFIG_SYS_IBAT5L (CONFIG_SYS_INIT_RAM_ADDR | BATL_PP_RW) |
989091ac JH |
520 | #define CONFIG_SYS_IBAT5U (CONFIG_SYS_INIT_RAM_ADDR \ |
521 | | BATU_BL_128K \ | |
522 | | BATU_VS \ | |
523 | | BATU_VP) | |
6d0f6bcf JCPV |
524 | #define CONFIG_SYS_DBAT5L CONFIG_SYS_IBAT5L |
525 | #define CONFIG_SYS_DBAT5U CONFIG_SYS_IBAT5U | |
24c3aca3 DL |
526 | |
527 | #ifdef CONFIG_PCI | |
528 | /* PCI MEM space: cacheable */ | |
989091ac | 529 | #define CONFIG_SYS_IBAT6L (CONFIG_SYS_PCI1_MEM_PHYS \ |
72cd4087 | 530 | | BATL_PP_RW \ |
989091ac JH |
531 | | BATL_MEMCOHERENCE) |
532 | #define CONFIG_SYS_IBAT6U (CONFIG_SYS_PCI1_MEM_PHYS \ | |
533 | | BATU_BL_256M \ | |
534 | | BATU_VS \ | |
535 | | BATU_VP) | |
6d0f6bcf JCPV |
536 | #define CONFIG_SYS_DBAT6L CONFIG_SYS_IBAT6L |
537 | #define CONFIG_SYS_DBAT6U CONFIG_SYS_IBAT6U | |
24c3aca3 | 538 | /* PCI MMIO space: cache-inhibit and guarded */ |
989091ac | 539 | #define CONFIG_SYS_IBAT7L (CONFIG_SYS_PCI1_MMIO_PHYS \ |
72cd4087 | 540 | | BATL_PP_RW \ |
989091ac JH |
541 | | BATL_CACHEINHIBIT \ |
542 | | BATL_GUARDEDSTORAGE) | |
543 | #define CONFIG_SYS_IBAT7U (CONFIG_SYS_PCI1_MMIO_PHYS \ | |
544 | | BATU_BL_256M \ | |
545 | | BATU_VS \ | |
546 | | BATU_VP) | |
6d0f6bcf JCPV |
547 | #define CONFIG_SYS_DBAT7L CONFIG_SYS_IBAT7L |
548 | #define CONFIG_SYS_DBAT7U CONFIG_SYS_IBAT7U | |
24c3aca3 | 549 | #else |
6d0f6bcf JCPV |
550 | #define CONFIG_SYS_IBAT6L (0) |
551 | #define CONFIG_SYS_IBAT6U (0) | |
552 | #define CONFIG_SYS_IBAT7L (0) | |
553 | #define CONFIG_SYS_IBAT7U (0) | |
554 | #define CONFIG_SYS_DBAT6L CONFIG_SYS_IBAT6L | |
555 | #define CONFIG_SYS_DBAT6U CONFIG_SYS_IBAT6U | |
556 | #define CONFIG_SYS_DBAT7L CONFIG_SYS_IBAT7L | |
557 | #define CONFIG_SYS_DBAT7U CONFIG_SYS_IBAT7U | |
24c3aca3 DL |
558 | #endif |
559 | ||
8ea5499a | 560 | #if defined(CONFIG_CMD_KGDB) |
24c3aca3 | 561 | #define CONFIG_KGDB_BAUDRATE 230400 /* speed of kgdb serial port */ |
24c3aca3 DL |
562 | #endif |
563 | ||
564 | /* | |
565 | * Environment Configuration | |
9993e196 | 566 | */ #define CONFIG_ENV_OVERWRITE |
24c3aca3 DL |
567 | |
568 | #if defined(CONFIG_UEC_ETH) | |
977b5758 | 569 | #define CONFIG_HAS_ETH0 |
24c3aca3 | 570 | #define CONFIG_HAS_ETH1 |
24c3aca3 DL |
571 | #endif |
572 | ||
573 | #define CONFIG_BAUDRATE 115200 | |
574 | ||
79f516bc | 575 | #define CONFIG_LOADADDR 800000 /* default location for tftp and bootm */ |
24c3aca3 | 576 | |
53677ef1 | 577 | #define CONFIG_BOOTDELAY 6 /* -1 disables auto-boot */ |
24c3aca3 DL |
578 | #undef CONFIG_BOOTARGS /* the boot command will set bootargs */ |
579 | ||
580 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
989091ac JH |
581 | "netdev=eth0\0" \ |
582 | "consoledev=ttyS0\0" \ | |
583 | "ramdiskaddr=1000000\0" \ | |
584 | "ramdiskfile=ramfs.83xx\0" \ | |
585 | "fdtaddr=780000\0" \ | |
586 | "fdtfile=mpc832x_mds.dtb\0" \ | |
587 | "" | |
24c3aca3 DL |
588 | |
589 | #define CONFIG_NFSBOOTCOMMAND \ | |
989091ac JH |
590 | "setenv bootargs root=/dev/nfs rw " \ |
591 | "nfsroot=$serverip:$rootpath " \ | |
592 | "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:" \ | |
593 | "$netdev:off " \ | |
594 | "console=$consoledev,$baudrate $othbootargs;" \ | |
595 | "tftp $loadaddr $bootfile;" \ | |
596 | "tftp $fdtaddr $fdtfile;" \ | |
597 | "bootm $loadaddr - $fdtaddr" | |
24c3aca3 DL |
598 | |
599 | #define CONFIG_RAMBOOTCOMMAND \ | |
989091ac JH |
600 | "setenv bootargs root=/dev/ram rw " \ |
601 | "console=$consoledev,$baudrate $othbootargs;" \ | |
602 | "tftp $ramdiskaddr $ramdiskfile;" \ | |
603 | "tftp $loadaddr $bootfile;" \ | |
604 | "tftp $fdtaddr $fdtfile;" \ | |
605 | "bootm $loadaddr $ramdiskaddr $fdtaddr" | |
24c3aca3 DL |
606 | |
607 | ||
608 | #define CONFIG_BOOTCOMMAND CONFIG_NFSBOOTCOMMAND | |
609 | ||
610 | #endif /* __CONFIG_H */ |