]>
Commit | Line | Data |
---|---|---|
5e918a98 KP |
1 | /* |
2 | * Copyright (C) 2007 Freescale Semiconductor, Inc. | |
3 | * Kevin Lam <kevin.lam@freescale.com> | |
4 | * Joe D'Abbraccio <joe.d'abbraccio@freescale.com> | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or | |
7 | * modify it under the terms of the GNU General Public License as | |
8 | * published by the Free Software Foundation; either version 2 of | |
9 | * the License, or (at your option) any later version. | |
10 | * | |
11 | * This program is distributed in the hope that it will be useful, | |
12 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
13 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
14 | * GNU General Public License for more details. | |
15 | * | |
16 | * You should have received a copy of the GNU General Public License | |
17 | * along with this program; if not, write to the Free Software | |
18 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
19 | * MA 02111-1307 USA | |
20 | */ | |
21 | ||
22 | #ifndef __CONFIG_H | |
23 | #define __CONFIG_H | |
24 | ||
25 | /* | |
26 | * High Level Configuration Options | |
27 | */ | |
28 | #define CONFIG_E300 1 /* E300 family */ | |
2c7920af PT |
29 | #define CONFIG_MPC83xx 1 /* MPC83xx family */ |
30 | #define CONFIG_MPC837x 1 /* MPC837x CPU specific */ | |
5e918a98 KP |
31 | #define CONFIG_MPC837XERDB 1 |
32 | ||
2ae18241 WD |
33 | #define CONFIG_SYS_TEXT_BASE 0xFE000000 |
34 | ||
5e918a98 KP |
35 | #define CONFIG_PCI 1 |
36 | ||
2bd7460e | 37 | #define CONFIG_BOARD_EARLY_INIT_F |
89c7784e | 38 | #define CONFIG_MISC_INIT_R |
c9646ed7 | 39 | #define CONFIG_HWCONFIG |
89c7784e TT |
40 | |
41 | /* | |
42 | * On-board devices | |
43 | */ | |
44 | #define CONFIG_TSEC_ENET /* TSEC Ethernet support */ | |
45 | #define CONFIG_VSC7385_ENET | |
46 | ||
5e918a98 KP |
47 | /* |
48 | * System Clock Setup | |
49 | */ | |
50 | #ifdef CONFIG_PCISLAVE | |
51 | #define CONFIG_83XX_PCICLK 66666667 /* in HZ */ | |
52 | #else | |
53 | #define CONFIG_83XX_CLKIN 66666667 /* in Hz */ | |
be9b56df | 54 | #define CONFIG_PCIE |
5e918a98 KP |
55 | #endif |
56 | ||
57 | #ifndef CONFIG_SYS_CLK_FREQ | |
58 | #define CONFIG_SYS_CLK_FREQ CONFIG_83XX_CLKIN | |
59 | #endif | |
60 | ||
61 | /* | |
62 | * Hardware Reset Configuration Word | |
63 | */ | |
6d0f6bcf | 64 | #define CONFIG_SYS_HRCW_LOW (\ |
5e918a98 KP |
65 | HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\ |
66 | HRCWL_DDR_TO_SCB_CLK_1X1 |\ | |
67 | HRCWL_SVCOD_DIV_2 |\ | |
68 | HRCWL_CSB_TO_CLKIN_5X1 |\ | |
69 | HRCWL_CORE_TO_CSB_2X1) | |
70 | ||
71 | #ifdef CONFIG_PCISLAVE | |
6d0f6bcf | 72 | #define CONFIG_SYS_HRCW_HIGH (\ |
5e918a98 KP |
73 | HRCWH_PCI_AGENT |\ |
74 | HRCWH_PCI1_ARBITER_DISABLE |\ | |
75 | HRCWH_CORE_ENABLE |\ | |
76 | HRCWH_FROM_0XFFF00100 |\ | |
77 | HRCWH_BOOTSEQ_DISABLE |\ | |
78 | HRCWH_SW_WATCHDOG_DISABLE |\ | |
79 | HRCWH_ROM_LOC_LOCAL_16BIT |\ | |
80 | HRCWH_RL_EXT_LEGACY |\ | |
81 | HRCWH_TSEC1M_IN_RGMII |\ | |
82 | HRCWH_TSEC2M_IN_RGMII |\ | |
83 | HRCWH_BIG_ENDIAN |\ | |
84 | HRCWH_LDP_CLEAR) | |
85 | #else | |
6d0f6bcf | 86 | #define CONFIG_SYS_HRCW_HIGH (\ |
5e918a98 KP |
87 | HRCWH_PCI_HOST |\ |
88 | HRCWH_PCI1_ARBITER_ENABLE |\ | |
89 | HRCWH_CORE_ENABLE |\ | |
90 | HRCWH_FROM_0X00000100 |\ | |
91 | HRCWH_BOOTSEQ_DISABLE |\ | |
92 | HRCWH_SW_WATCHDOG_DISABLE |\ | |
93 | HRCWH_ROM_LOC_LOCAL_16BIT |\ | |
94 | HRCWH_RL_EXT_LEGACY |\ | |
95 | HRCWH_TSEC1M_IN_RGMII |\ | |
96 | HRCWH_TSEC2M_IN_RGMII |\ | |
97 | HRCWH_BIG_ENDIAN |\ | |
98 | HRCWH_LDP_CLEAR) | |
99 | #endif | |
100 | ||
6d0f6bcf | 101 | /* System performance - define the value i.e. CONFIG_SYS_XXX |
5e918a98 KP |
102 | */ |
103 | ||
104 | /* Arbiter Configuration Register */ | |
6d0f6bcf JCPV |
105 | #define CONFIG_SYS_ACR_PIPE_DEP 3 /* Arbiter pipeline depth (0-3) */ |
106 | #define CONFIG_SYS_ACR_RPTCNT 3 /* Arbiter repeat count (0-7) */ | |
5e918a98 KP |
107 | |
108 | /* System Priority Control Regsiter */ | |
6d0f6bcf | 109 | #define CONFIG_SYS_SPCR_TSECEP 3 /* eTSEC1&2 emergency priority (0-3) */ |
5e918a98 KP |
110 | |
111 | /* System Clock Configuration Register */ | |
6d0f6bcf JCPV |
112 | #define CONFIG_SYS_SCCR_TSEC1CM 1 /* eTSEC1 clock mode (0-3) */ |
113 | #define CONFIG_SYS_SCCR_TSEC2CM 1 /* eTSEC2 clock mode (0-3) */ | |
114 | #define CONFIG_SYS_SCCR_SATACM SCCR_SATACM_2 /* SATA1-4 clock mode (0-3) */ | |
5e918a98 KP |
115 | |
116 | /* | |
117 | * System IO Config | |
118 | */ | |
6d0f6bcf JCPV |
119 | #define CONFIG_SYS_SICRH 0x08200000 |
120 | #define CONFIG_SYS_SICRL 0x00000000 | |
5e918a98 KP |
121 | |
122 | /* | |
123 | * Output Buffer Impedance | |
124 | */ | |
6d0f6bcf | 125 | #define CONFIG_SYS_OBIR 0x30100000 |
5e918a98 KP |
126 | |
127 | /* | |
128 | * IMMR new address | |
129 | */ | |
6d0f6bcf | 130 | #define CONFIG_SYS_IMMR 0xE0000000 |
5e918a98 | 131 | |
89c7784e TT |
132 | /* |
133 | * Device configurations | |
134 | */ | |
135 | ||
136 | /* Vitesse 7385 */ | |
137 | ||
138 | #ifdef CONFIG_VSC7385_ENET | |
139 | ||
140 | #define CONFIG_TSEC2 | |
141 | ||
142 | /* The flash address and size of the VSC7385 firmware image */ | |
143 | #define CONFIG_VSC7385_IMAGE 0xFE7FE000 | |
144 | #define CONFIG_VSC7385_IMAGE_SIZE 8192 | |
145 | ||
146 | #endif | |
147 | ||
5e918a98 KP |
148 | /* |
149 | * DDR Setup | |
150 | */ | |
6d0f6bcf JCPV |
151 | #define CONFIG_SYS_DDR_BASE 0x00000000 /* DDR is system memory */ |
152 | #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_BASE | |
153 | #define CONFIG_SYS_DDR_SDRAM_BASE CONFIG_SYS_DDR_BASE | |
154 | #define CONFIG_SYS_DDR_SDRAM_CLK_CNTL 0x03000000 | |
155 | #define CONFIG_SYS_83XX_DDR_USES_CS0 | |
5e918a98 | 156 | |
6d0f6bcf | 157 | #define CONFIG_SYS_DDRCDR_VALUE (DDRCDR_DHC_EN | DDRCDR_ODT | DDRCDR_Q_DRN) |
5e918a98 KP |
158 | |
159 | #undef CONFIG_DDR_ECC /* support DDR ECC function */ | |
160 | #undef CONFIG_DDR_ECC_CMD /* Use DDR ECC user commands */ | |
161 | ||
162 | #undef CONFIG_NEVER_ASSERT_ODT_TO_CPU /* Never assert ODT to internal IOs */ | |
163 | ||
164 | /* | |
165 | * Manually set up DDR parameters | |
166 | */ | |
6d0f6bcf JCPV |
167 | #define CONFIG_SYS_DDR_SIZE 256 /* MB */ |
168 | #define CONFIG_SYS_DDR_CS0_BNDS 0x0000000f | |
169 | #define CONFIG_SYS_DDR_CS0_CONFIG (CSCONFIG_EN | CSCONFIG_ODT_WR_ACS \ | |
5e918a98 KP |
170 | | CSCONFIG_ROW_BIT_13 | CSCONFIG_COL_BIT_10) |
171 | ||
6d0f6bcf JCPV |
172 | #define CONFIG_SYS_DDR_TIMING_3 0x00000000 |
173 | #define CONFIG_SYS_DDR_TIMING_0 ((0 << TIMING_CFG0_RWT_SHIFT) \ | |
5e918a98 KP |
174 | | (0 << TIMING_CFG0_WRT_SHIFT) \ |
175 | | (0 << TIMING_CFG0_RRT_SHIFT) \ | |
176 | | (0 << TIMING_CFG0_WWT_SHIFT) \ | |
177 | | (2 << TIMING_CFG0_ACT_PD_EXIT_SHIFT) \ | |
178 | | (6 << TIMING_CFG0_PRE_PD_EXIT_SHIFT) \ | |
179 | | (8 << TIMING_CFG0_ODT_PD_EXIT_SHIFT) \ | |
180 | | (2 << TIMING_CFG0_MRS_CYC_SHIFT)) | |
181 | /* 0x00220802 */ | |
182 | /* 0x00260802 */ /* DDR400 */ | |
6d0f6bcf | 183 | #define CONFIG_SYS_DDR_TIMING_1 ((3 << TIMING_CFG1_PRETOACT_SHIFT) \ |
5e918a98 KP |
184 | | (9 << TIMING_CFG1_ACTTOPRE_SHIFT) \ |
185 | | (3 << TIMING_CFG1_ACTTORW_SHIFT) \ | |
186 | | (7 << TIMING_CFG1_CASLAT_SHIFT) \ | |
187 | | (13 << TIMING_CFG1_REFREC_SHIFT) \ | |
188 | | (3 << TIMING_CFG1_WRREC_SHIFT) \ | |
189 | | (2 << TIMING_CFG1_ACTTOACT_SHIFT) \ | |
190 | | (2 << TIMING_CFG1_WRTORD_SHIFT)) | |
191 | /* 0x3935d322 */ | |
192 | /* 0x3937d322 */ | |
6d0f6bcf | 193 | #define CONFIG_SYS_DDR_TIMING_2 0x02984cc8 |
5e918a98 | 194 | |
8eceeb7f KP |
195 | #define CONFIG_SYS_DDR_INTERVAL ((1024 << SDRAM_INTERVAL_REFINT_SHIFT) \ |
196 | | (0 << SDRAM_INTERVAL_BSTOPRE_SHIFT)) | |
5e918a98 KP |
197 | /* 0x06090100 */ |
198 | ||
199 | #if defined(CONFIG_DDR_2T_TIMING) | |
6d0f6bcf | 200 | #define CONFIG_SYS_DDR_SDRAM_CFG (SDRAM_CFG_SREN \ |
5e918a98 KP |
201 | | 3 << SDRAM_CFG_SDRAM_TYPE_SHIFT \ |
202 | | SDRAM_CFG_2T_EN \ | |
203 | | SDRAM_CFG_DBW_32) | |
204 | #else | |
6d0f6bcf | 205 | #define CONFIG_SYS_DDR_SDRAM_CFG (SDRAM_CFG_SREN \ |
5e918a98 KP |
206 | | 3 << SDRAM_CFG_SDRAM_TYPE_SHIFT) |
207 | /* 0x43000000 */ | |
208 | #endif | |
6d0f6bcf | 209 | #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00001000 /* 1 posted refresh */ |
8eceeb7f | 210 | #define CONFIG_SYS_DDR_MODE ((0x0406 << SDRAM_MODE_ESD_SHIFT) \ |
5e918a98 KP |
211 | | (0x0442 << SDRAM_MODE_SD_SHIFT)) |
212 | /* 0x04400442 */ /* DDR400 */ | |
6d0f6bcf | 213 | #define CONFIG_SYS_DDR_MODE2 0x00000000 |
5e918a98 KP |
214 | |
215 | /* | |
216 | * Memory test | |
217 | */ | |
6d0f6bcf JCPV |
218 | #undef CONFIG_SYS_DRAM_TEST /* memory test, takes time */ |
219 | #define CONFIG_SYS_MEMTEST_START 0x00040000 /* memtest region */ | |
220 | #define CONFIG_SYS_MEMTEST_END 0x0ef70010 | |
5e918a98 KP |
221 | |
222 | /* | |
223 | * The reserved memory | |
224 | */ | |
14d0a02a | 225 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */ |
5e918a98 | 226 | |
6d0f6bcf JCPV |
227 | #if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE) |
228 | #define CONFIG_SYS_RAMBOOT | |
5e918a98 | 229 | #else |
6d0f6bcf | 230 | #undef CONFIG_SYS_RAMBOOT |
5e918a98 KP |
231 | #endif |
232 | ||
4a9932a4 | 233 | #define CONFIG_SYS_MONITOR_LEN (384 * 1024) /* Reserve 384 kB for Mon */ |
6d0f6bcf | 234 | #define CONFIG_SYS_MALLOC_LEN (512 * 1024) /* Reserved for malloc */ |
5e918a98 KP |
235 | |
236 | /* | |
237 | * Initial RAM Base Address Setup | |
238 | */ | |
6d0f6bcf JCPV |
239 | #define CONFIG_SYS_INIT_RAM_LOCK 1 |
240 | #define CONFIG_SYS_INIT_RAM_ADDR 0xE6000000 /* Initial RAM address */ | |
553f0982 | 241 | #define CONFIG_SYS_INIT_RAM_SIZE 0x1000 /* Size of used area in RAM */ |
25ddd1fb | 242 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
5e918a98 KP |
243 | |
244 | /* | |
245 | * Local Bus Configuration & Clock Setup | |
246 | */ | |
c7190f02 KP |
247 | #define CONFIG_SYS_LCRR_DBYP LCRR_DBYP |
248 | #define CONFIG_SYS_LCRR_CLKDIV LCRR_CLKDIV_8 | |
6d0f6bcf | 249 | #define CONFIG_SYS_LBC_LBCR 0x00000000 |
0914f483 | 250 | #define CONFIG_FSL_ELBC 1 |
5e918a98 KP |
251 | |
252 | /* | |
253 | * FLASH on the Local Bus | |
254 | */ | |
6d0f6bcf | 255 | #define CONFIG_SYS_FLASH_CFI /* use the Common Flash Interface */ |
00b1883a | 256 | #define CONFIG_FLASH_CFI_DRIVER /* use the CFI driver */ |
6d0f6bcf JCPV |
257 | #define CONFIG_SYS_FLASH_BASE 0xFE000000 /* FLASH base address */ |
258 | #define CONFIG_SYS_FLASH_SIZE 8 /* max FLASH size is 32M */ | |
5e918a98 | 259 | |
6d0f6bcf JCPV |
260 | #define CONFIG_SYS_FLASH_PROTECTION 1 /* Use h/w Flash protection. */ |
261 | #define CONFIG_SYS_FLASH_EMPTY_INFO /* display empty sectors */ | |
262 | #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE /* buffer up multiple bytes */ | |
5e918a98 | 263 | |
6d0f6bcf JCPV |
264 | #define CONFIG_SYS_LBLAWBAR0_PRELIM CONFIG_SYS_FLASH_BASE /* Window base at flash base */ |
265 | #define CONFIG_SYS_LBLAWAR0_PRELIM 0x80000016 /* 8 MB window size */ | |
5e918a98 | 266 | |
6d0f6bcf | 267 | #define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE | /* Flash Base address */ \ |
5e918a98 KP |
268 | (2 << BR_PS_SHIFT) | /* 16 bit port size */ \ |
269 | BR_V) /* valid */ | |
6d0f6bcf | 270 | #define CONFIG_SYS_OR0_PRELIM (0xFF800000 /* 8 MByte */ \ |
5e918a98 KP |
271 | | OR_GPCM_XACS \ |
272 | | OR_GPCM_SCY_9 \ | |
273 | | OR_GPCM_EHTR \ | |
274 | | OR_GPCM_EAD) | |
275 | /* 0xFF806FF7 TODO SLOW 8 MB flash size */ | |
276 | ||
6d0f6bcf JCPV |
277 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */ |
278 | #define CONFIG_SYS_MAX_FLASH_SECT 256 /* max sectors per device */ | |
5e918a98 | 279 | |
6d0f6bcf JCPV |
280 | #undef CONFIG_SYS_FLASH_CHECKSUM |
281 | #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */ | |
282 | #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */ | |
5e918a98 | 283 | |
46a3aeea AV |
284 | /* |
285 | * NAND Flash on the Local Bus | |
286 | */ | |
6d0f6bcf JCPV |
287 | #define CONFIG_SYS_NAND_BASE 0xE0600000 /* 0xE0600000 */ |
288 | #define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_NAND_BASE | \ | |
46a3aeea AV |
289 | (2 << BR_DECC_SHIFT) | /* Use HW ECC */ \ |
290 | BR_PS_8 | /* Port Size = 8 bit */ \ | |
291 | BR_MS_FCM | /* MSEL = FCM */ \ | |
292 | BR_V) /* valid */ | |
6d0f6bcf | 293 | #define CONFIG_SYS_OR1_PRELIM (0xFFFF8000 | /* length 32K */ \ |
46a3aeea AV |
294 | OR_FCM_CSCT | \ |
295 | OR_FCM_CST | \ | |
296 | OR_FCM_CHT | \ | |
297 | OR_FCM_SCY_1 | \ | |
298 | OR_FCM_TRLX | \ | |
299 | OR_FCM_EHTR) | |
6d0f6bcf JCPV |
300 | #define CONFIG_SYS_LBLAWBAR1_PRELIM CONFIG_SYS_NAND_BASE |
301 | #define CONFIG_SYS_LBLAWAR1_PRELIM 0x8000000E /* 32KB */ | |
46a3aeea | 302 | |
89c7784e TT |
303 | /* Vitesse 7385 */ |
304 | ||
6d0f6bcf | 305 | #define CONFIG_SYS_VSC7385_BASE 0xF0000000 |
5e918a98 | 306 | |
89c7784e TT |
307 | #ifdef CONFIG_VSC7385_ENET |
308 | ||
6d0f6bcf JCPV |
309 | #define CONFIG_SYS_BR2_PRELIM 0xf0000801 /* Base address */ |
310 | #define CONFIG_SYS_OR2_PRELIM 0xfffe09ff /* 128K bytes*/ | |
311 | #define CONFIG_SYS_LBLAWBAR2_PRELIM CONFIG_SYS_VSC7385_BASE /* Access Base */ | |
312 | #define CONFIG_SYS_LBLAWAR2_PRELIM 0x80000010 /* Access Size 128K */ | |
5e918a98 | 313 | |
89c7784e TT |
314 | #endif |
315 | ||
5e918a98 KP |
316 | /* |
317 | * Serial Port | |
318 | */ | |
319 | #define CONFIG_CONS_INDEX 1 | |
6d0f6bcf JCPV |
320 | #define CONFIG_SYS_NS16550 |
321 | #define CONFIG_SYS_NS16550_SERIAL | |
322 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
323 | #define CONFIG_SYS_NS16550_CLK get_bus_freq(0) | |
5e918a98 | 324 | |
6d0f6bcf | 325 | #define CONFIG_SYS_BAUDRATE_TABLE \ |
5e918a98 KP |
326 | {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 115200} |
327 | ||
6d0f6bcf JCPV |
328 | #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_IMMR+0x4500) |
329 | #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_IMMR+0x4600) | |
5e918a98 | 330 | |
2bd7460e AV |
331 | /* SERDES */ |
332 | #define CONFIG_FSL_SERDES | |
333 | #define CONFIG_FSL_SERDES1 0xe3000 | |
334 | #define CONFIG_FSL_SERDES2 0xe3100 | |
335 | ||
5e918a98 | 336 | /* Use the HUSH parser */ |
6d0f6bcf JCPV |
337 | #define CONFIG_SYS_HUSH_PARSER |
338 | #ifdef CONFIG_SYS_HUSH_PARSER | |
339 | #define CONFIG_SYS_PROMPT_HUSH_PS2 "> " | |
5e918a98 KP |
340 | #endif |
341 | ||
342 | /* Pass open firmware flat tree */ | |
343 | #define CONFIG_OF_LIBFDT 1 | |
344 | #define CONFIG_OF_BOARD_SETUP 1 | |
aabce7fb | 345 | #define CONFIG_OF_STDOUT_VIA_ALIAS 1 |
5e918a98 KP |
346 | |
347 | /* I2C */ | |
348 | #define CONFIG_HARD_I2C /* I2C with hardware support */ | |
349 | #undef CONFIG_SOFT_I2C /* I2C bit-banged */ | |
350 | #define CONFIG_FSL_I2C | |
6d0f6bcf JCPV |
351 | #define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */ |
352 | #define CONFIG_SYS_I2C_SLAVE 0x7F | |
353 | #define CONFIG_SYS_I2C_NOPROBES {0x51} /* Don't probe these addrs */ | |
354 | #define CONFIG_SYS_I2C_OFFSET 0x3000 | |
355 | #define CONFIG_SYS_I2C2_OFFSET 0x3100 | |
5e918a98 KP |
356 | |
357 | /* | |
358 | * Config on-board RTC | |
359 | */ | |
360 | #define CONFIG_RTC_DS1374 /* use ds1374 rtc via i2c */ | |
6d0f6bcf | 361 | #define CONFIG_SYS_I2C_RTC_ADDR 0x68 /* at address 0x68 */ |
5e918a98 KP |
362 | |
363 | /* | |
364 | * General PCI | |
365 | * Addresses are mapped 1-1. | |
366 | */ | |
6d0f6bcf JCPV |
367 | #define CONFIG_SYS_PCI_MEM_BASE 0x80000000 |
368 | #define CONFIG_SYS_PCI_MEM_PHYS CONFIG_SYS_PCI_MEM_BASE | |
369 | #define CONFIG_SYS_PCI_MEM_SIZE 0x10000000 /* 256M */ | |
370 | #define CONFIG_SYS_PCI_MMIO_BASE 0x90000000 | |
371 | #define CONFIG_SYS_PCI_MMIO_PHYS CONFIG_SYS_PCI_MMIO_BASE | |
372 | #define CONFIG_SYS_PCI_MMIO_SIZE 0x10000000 /* 256M */ | |
373 | #define CONFIG_SYS_PCI_IO_BASE 0x00000000 | |
374 | #define CONFIG_SYS_PCI_IO_PHYS 0xE0300000 | |
375 | #define CONFIG_SYS_PCI_IO_SIZE 0x100000 /* 1M */ | |
376 | ||
377 | #define CONFIG_SYS_PCI_SLV_MEM_LOCAL CONFIG_SYS_SDRAM_BASE | |
378 | #define CONFIG_SYS_PCI_SLV_MEM_BUS 0x00000000 | |
379 | #define CONFIG_SYS_PCI_SLV_MEM_SIZE 0x80000000 | |
5e918a98 | 380 | |
7e915580 AV |
381 | #define CONFIG_SYS_PCIE1_BASE 0xA0000000 |
382 | #define CONFIG_SYS_PCIE1_CFG_BASE 0xA0000000 | |
383 | #define CONFIG_SYS_PCIE1_CFG_SIZE 0x08000000 | |
384 | #define CONFIG_SYS_PCIE1_MEM_BASE 0xA8000000 | |
385 | #define CONFIG_SYS_PCIE1_MEM_PHYS 0xA8000000 | |
386 | #define CONFIG_SYS_PCIE1_MEM_SIZE 0x10000000 | |
387 | #define CONFIG_SYS_PCIE1_IO_BASE 0x00000000 | |
388 | #define CONFIG_SYS_PCIE1_IO_PHYS 0xB8000000 | |
389 | #define CONFIG_SYS_PCIE1_IO_SIZE 0x00800000 | |
390 | ||
391 | #define CONFIG_SYS_PCIE2_BASE 0xC0000000 | |
392 | #define CONFIG_SYS_PCIE2_CFG_BASE 0xC0000000 | |
393 | #define CONFIG_SYS_PCIE2_CFG_SIZE 0x08000000 | |
394 | #define CONFIG_SYS_PCIE2_MEM_BASE 0xC8000000 | |
395 | #define CONFIG_SYS_PCIE2_MEM_PHYS 0xC8000000 | |
396 | #define CONFIG_SYS_PCIE2_MEM_SIZE 0x10000000 | |
397 | #define CONFIG_SYS_PCIE2_IO_BASE 0x00000000 | |
398 | #define CONFIG_SYS_PCIE2_IO_PHYS 0xD8000000 | |
399 | #define CONFIG_SYS_PCIE2_IO_SIZE 0x00800000 | |
400 | ||
5e918a98 KP |
401 | #ifdef CONFIG_PCI |
402 | #define CONFIG_NET_MULTI | |
403 | #define CONFIG_PCI_PNP /* do pci plug-and-play */ | |
404 | ||
5e918a98 | 405 | #undef CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ |
6d0f6bcf | 406 | #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1957 /* Freescale */ |
5e918a98 KP |
407 | #endif /* CONFIG_PCI */ |
408 | ||
5e918a98 KP |
409 | /* |
410 | * TSEC | |
411 | */ | |
89c7784e | 412 | #ifdef CONFIG_TSEC_ENET |
5e918a98 | 413 | |
89c7784e TT |
414 | #define CONFIG_NET_MULTI |
415 | #define CONFIG_GMII /* MII PHY management */ | |
416 | ||
417 | #define CONFIG_TSEC1 | |
418 | ||
419 | #ifdef CONFIG_TSEC1 | |
420 | #define CONFIG_HAS_ETH0 | |
5e918a98 | 421 | #define CONFIG_TSEC1_NAME "TSEC0" |
6d0f6bcf | 422 | #define CONFIG_SYS_TSEC1_OFFSET 0x24000 |
5e918a98 | 423 | #define TSEC1_PHY_ADDR 2 |
5e918a98 | 424 | #define TSEC1_FLAGS (TSEC_GIGABIT | TSEC_REDUCED) |
5e918a98 | 425 | #define TSEC1_PHYIDX 0 |
89c7784e | 426 | #endif |
5e918a98 | 427 | |
89c7784e TT |
428 | #ifdef CONFIG_TSEC2 |
429 | #define CONFIG_HAS_ETH1 | |
430 | #define CONFIG_TSEC2_NAME "TSEC1" | |
6d0f6bcf | 431 | #define CONFIG_SYS_TSEC2_OFFSET 0x25000 |
89c7784e TT |
432 | #define TSEC2_PHY_ADDR 0x1c |
433 | #define TSEC2_FLAGS (TSEC_GIGABIT | TSEC_REDUCED) | |
434 | #define TSEC2_PHYIDX 0 | |
435 | #endif | |
5e918a98 KP |
436 | |
437 | /* Options are: TSEC[0-1] */ | |
438 | #define CONFIG_ETHPRIME "TSEC0" | |
439 | ||
89c7784e TT |
440 | #endif |
441 | ||
730e7929 KP |
442 | /* |
443 | * SATA | |
444 | */ | |
445 | #define CONFIG_LIBATA | |
446 | #define CONFIG_FSL_SATA | |
447 | ||
6d0f6bcf | 448 | #define CONFIG_SYS_SATA_MAX_DEVICE 2 |
730e7929 | 449 | #define CONFIG_SATA1 |
6d0f6bcf JCPV |
450 | #define CONFIG_SYS_SATA1_OFFSET 0x18000 |
451 | #define CONFIG_SYS_SATA1 (CONFIG_SYS_IMMR + CONFIG_SYS_SATA1_OFFSET) | |
452 | #define CONFIG_SYS_SATA1_FLAGS FLAGS_DMA | |
730e7929 | 453 | #define CONFIG_SATA2 |
6d0f6bcf JCPV |
454 | #define CONFIG_SYS_SATA2_OFFSET 0x19000 |
455 | #define CONFIG_SYS_SATA2 (CONFIG_SYS_IMMR + CONFIG_SYS_SATA2_OFFSET) | |
456 | #define CONFIG_SYS_SATA2_FLAGS FLAGS_DMA | |
730e7929 KP |
457 | |
458 | #ifdef CONFIG_FSL_SATA | |
459 | #define CONFIG_LBA48 | |
460 | #define CONFIG_CMD_SATA | |
461 | #define CONFIG_DOS_PARTITION | |
462 | #define CONFIG_CMD_EXT2 | |
463 | #endif | |
464 | ||
5e918a98 KP |
465 | /* |
466 | * Environment | |
467 | */ | |
6d0f6bcf | 468 | #ifndef CONFIG_SYS_RAMBOOT |
5a1aceb0 | 469 | #define CONFIG_ENV_IS_IN_FLASH 1 |
6d0f6bcf | 470 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE+CONFIG_SYS_MONITOR_LEN) |
0e8d1586 JCPV |
471 | #define CONFIG_ENV_SECT_SIZE 0x10000 /* 64K (one sector) for env */ |
472 | #define CONFIG_ENV_SIZE 0x4000 | |
5e918a98 | 473 | #else |
6d0f6bcf | 474 | #define CONFIG_SYS_NO_FLASH 1 /* Flash is not usable now */ |
93f6d725 | 475 | #define CONFIG_ENV_IS_NOWHERE 1 /* Store ENV in memory only */ |
6d0f6bcf | 476 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE-0x1000) |
0e8d1586 | 477 | #define CONFIG_ENV_SIZE 0x2000 |
5e918a98 KP |
478 | #endif |
479 | ||
480 | #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ | |
6d0f6bcf | 481 | #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ |
5e918a98 KP |
482 | |
483 | /* | |
484 | * BOOTP options | |
485 | */ | |
486 | #define CONFIG_BOOTP_BOOTFILESIZE | |
487 | #define CONFIG_BOOTP_BOOTPATH | |
488 | #define CONFIG_BOOTP_GATEWAY | |
489 | #define CONFIG_BOOTP_HOSTNAME | |
490 | ||
491 | ||
492 | /* | |
493 | * Command line configuration. | |
494 | */ | |
495 | #include <config_cmd_default.h> | |
496 | ||
497 | #define CONFIG_CMD_PING | |
498 | #define CONFIG_CMD_I2C | |
499 | #define CONFIG_CMD_MII | |
500 | #define CONFIG_CMD_DATE | |
501 | ||
502 | #if defined(CONFIG_PCI) | |
503 | #define CONFIG_CMD_PCI | |
504 | #endif | |
505 | ||
6d0f6bcf | 506 | #if defined(CONFIG_SYS_RAMBOOT) |
bdab39d3 | 507 | #undef CONFIG_CMD_SAVEENV |
5e918a98 KP |
508 | #undef CONFIG_CMD_LOADS |
509 | #endif | |
510 | ||
511 | #define CONFIG_CMDLINE_EDITING 1 /* add command line history */ | |
a059e90e | 512 | #define CONFIG_AUTO_COMPLETE /* add autocompletion support */ |
5e918a98 KP |
513 | |
514 | #undef CONFIG_WATCHDOG /* watchdog disabled */ | |
515 | ||
c9646ed7 AV |
516 | #define CONFIG_MMC 1 |
517 | ||
518 | #ifdef CONFIG_MMC | |
519 | #define CONFIG_FSL_ESDHC | |
520 | #define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC83xx_ESDHC_ADDR | |
521 | #define CONFIG_CMD_MMC | |
522 | #define CONFIG_GENERIC_MMC | |
523 | #define CONFIG_CMD_EXT2 | |
524 | #define CONFIG_CMD_FAT | |
525 | #define CONFIG_DOS_PARTITION | |
526 | #endif | |
527 | ||
5e918a98 KP |
528 | /* |
529 | * Miscellaneous configurable options | |
530 | */ | |
6d0f6bcf JCPV |
531 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
532 | #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */ | |
533 | #define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */ | |
5e918a98 KP |
534 | |
535 | #if defined(CONFIG_CMD_KGDB) | |
6d0f6bcf | 536 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
5e918a98 | 537 | #else |
6d0f6bcf | 538 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
5e918a98 KP |
539 | #endif |
540 | ||
6d0f6bcf JCPV |
541 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ |
542 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
543 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
544 | #define CONFIG_SYS_HZ 1000 /* decrementer freq: 1ms ticks */ | |
5e918a98 KP |
545 | |
546 | /* | |
547 | * For booting Linux, the board info and command line data | |
9f530d59 | 548 | * have to be in the first 256 MB of memory, since this is |
5e918a98 KP |
549 | * the maximum mapped by the Linux kernel during initialization. |
550 | */ | |
9f530d59 | 551 | #define CONFIG_SYS_BOOTMAPSZ (256 << 20) /* Initial Memory map for Linux */ |
5e918a98 KP |
552 | |
553 | /* | |
554 | * Core HID Setup | |
555 | */ | |
1a2e203b KP |
556 | #define CONFIG_SYS_HID0_INIT 0x000000000 |
557 | #define CONFIG_SYS_HID0_FINAL (HID0_ENABLE_MACHINE_CHECK | \ | |
558 | HID0_ENABLE_INSTRUCTION_CACHE) | |
6d0f6bcf | 559 | #define CONFIG_SYS_HID2 HID2_HBE |
5e918a98 KP |
560 | |
561 | /* | |
562 | * MMU Setup | |
563 | */ | |
564 | ||
31d82672 BB |
565 | #define CONFIG_HIGH_BATS 1 /* High BATs supported */ |
566 | ||
5e918a98 | 567 | /* DDR: cache cacheable */ |
6d0f6bcf JCPV |
568 | #define CONFIG_SYS_SDRAM_LOWER CONFIG_SYS_SDRAM_BASE |
569 | #define CONFIG_SYS_SDRAM_UPPER (CONFIG_SYS_SDRAM_BASE + 0x10000000) | |
5e918a98 | 570 | |
6d0f6bcf JCPV |
571 | #define CONFIG_SYS_IBAT0L (CONFIG_SYS_SDRAM_LOWER | BATL_PP_10 | BATL_MEMCOHERENCE) |
572 | #define CONFIG_SYS_IBAT0U (CONFIG_SYS_SDRAM_LOWER | BATU_BL_256M | BATU_VS | BATU_VP) | |
573 | #define CONFIG_SYS_DBAT0L CONFIG_SYS_IBAT0L | |
574 | #define CONFIG_SYS_DBAT0U CONFIG_SYS_IBAT0U | |
5e918a98 | 575 | |
6d0f6bcf JCPV |
576 | #define CONFIG_SYS_IBAT1L (CONFIG_SYS_SDRAM_UPPER | BATL_PP_10 | BATL_MEMCOHERENCE) |
577 | #define CONFIG_SYS_IBAT1U (CONFIG_SYS_SDRAM_UPPER | BATU_BL_256M | BATU_VS | BATU_VP) | |
578 | #define CONFIG_SYS_DBAT1L CONFIG_SYS_IBAT1L | |
579 | #define CONFIG_SYS_DBAT1U CONFIG_SYS_IBAT1U | |
5e918a98 KP |
580 | |
581 | /* IMMRBAR, PCI IO and NAND: cache-inhibit and guarded */ | |
6d0f6bcf | 582 | #define CONFIG_SYS_IBAT2L (CONFIG_SYS_IMMR | BATL_PP_10 | \ |
5e918a98 | 583 | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE) |
6d0f6bcf JCPV |
584 | #define CONFIG_SYS_IBAT2U (CONFIG_SYS_IMMR | BATU_BL_8M | BATU_VS | BATU_VP) |
585 | #define CONFIG_SYS_DBAT2L CONFIG_SYS_IBAT2L | |
586 | #define CONFIG_SYS_DBAT2U CONFIG_SYS_IBAT2U | |
5e918a98 KP |
587 | |
588 | /* L2 Switch: cache-inhibit and guarded */ | |
6d0f6bcf | 589 | #define CONFIG_SYS_IBAT3L (CONFIG_SYS_VSC7385_BASE | BATL_PP_10 | \ |
5e918a98 | 590 | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE) |
6d0f6bcf JCPV |
591 | #define CONFIG_SYS_IBAT3U (CONFIG_SYS_VSC7385_BASE | BATU_BL_128K | BATU_VS | BATU_VP) |
592 | #define CONFIG_SYS_DBAT3L CONFIG_SYS_IBAT3L | |
593 | #define CONFIG_SYS_DBAT3U CONFIG_SYS_IBAT3U | |
5e918a98 KP |
594 | |
595 | /* FLASH: icache cacheable, but dcache-inhibit and guarded */ | |
6d0f6bcf JCPV |
596 | #define CONFIG_SYS_IBAT4L (CONFIG_SYS_FLASH_BASE | BATL_PP_10 | BATL_MEMCOHERENCE) |
597 | #define CONFIG_SYS_IBAT4U (CONFIG_SYS_FLASH_BASE | BATU_BL_32M | BATU_VS | BATU_VP) | |
598 | #define CONFIG_SYS_DBAT4L (CONFIG_SYS_FLASH_BASE | BATL_PP_10 | \ | |
5e918a98 | 599 | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE) |
6d0f6bcf | 600 | #define CONFIG_SYS_DBAT4U CONFIG_SYS_IBAT4U |
5e918a98 KP |
601 | |
602 | /* Stack in dcache: cacheable, no memory coherence */ | |
6d0f6bcf JCPV |
603 | #define CONFIG_SYS_IBAT5L (CONFIG_SYS_INIT_RAM_ADDR | BATL_PP_10) |
604 | #define CONFIG_SYS_IBAT5U (CONFIG_SYS_INIT_RAM_ADDR | BATU_BL_128K | BATU_VS | BATU_VP) | |
605 | #define CONFIG_SYS_DBAT5L CONFIG_SYS_IBAT5L | |
606 | #define CONFIG_SYS_DBAT5U CONFIG_SYS_IBAT5U | |
5e918a98 KP |
607 | |
608 | #ifdef CONFIG_PCI | |
609 | /* PCI MEM space: cacheable */ | |
6d0f6bcf JCPV |
610 | #define CONFIG_SYS_IBAT6L (CONFIG_SYS_PCI_MEM_PHYS | BATL_PP_10 | BATL_MEMCOHERENCE) |
611 | #define CONFIG_SYS_IBAT6U (CONFIG_SYS_PCI_MEM_PHYS | BATU_BL_256M | BATU_VS | BATU_VP) | |
612 | #define CONFIG_SYS_DBAT6L CONFIG_SYS_IBAT6L | |
613 | #define CONFIG_SYS_DBAT6U CONFIG_SYS_IBAT6U | |
5e918a98 | 614 | /* PCI MMIO space: cache-inhibit and guarded */ |
6d0f6bcf | 615 | #define CONFIG_SYS_IBAT7L (CONFIG_SYS_PCI_MMIO_PHYS | BATL_PP_10 | \ |
5e918a98 | 616 | BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE) |
6d0f6bcf JCPV |
617 | #define CONFIG_SYS_IBAT7U (CONFIG_SYS_PCI_MMIO_PHYS | BATU_BL_256M | BATU_VS | BATU_VP) |
618 | #define CONFIG_SYS_DBAT7L CONFIG_SYS_IBAT7L | |
619 | #define CONFIG_SYS_DBAT7U CONFIG_SYS_IBAT7U | |
5e918a98 | 620 | #else |
6d0f6bcf JCPV |
621 | #define CONFIG_SYS_IBAT6L (0) |
622 | #define CONFIG_SYS_IBAT6U (0) | |
623 | #define CONFIG_SYS_IBAT7L (0) | |
624 | #define CONFIG_SYS_IBAT7U (0) | |
625 | #define CONFIG_SYS_DBAT6L CONFIG_SYS_IBAT6L | |
626 | #define CONFIG_SYS_DBAT6U CONFIG_SYS_IBAT6U | |
627 | #define CONFIG_SYS_DBAT7L CONFIG_SYS_IBAT7L | |
628 | #define CONFIG_SYS_DBAT7U CONFIG_SYS_IBAT7U | |
5e918a98 KP |
629 | #endif |
630 | ||
5e918a98 KP |
631 | #if defined(CONFIG_CMD_KGDB) |
632 | #define CONFIG_KGDB_BAUDRATE 230400 /* speed of kgdb serial port */ | |
633 | #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */ | |
634 | #endif | |
635 | ||
636 | /* | |
637 | * Environment Configuration | |
638 | */ | |
639 | #define CONFIG_ENV_OVERWRITE | |
640 | ||
18e69a35 AV |
641 | #define CONFIG_HAS_FSL_DR_USB |
642 | ||
5e918a98 KP |
643 | #define CONFIG_NETDEV eth1 |
644 | ||
645 | #define CONFIG_HOSTNAME mpc837x_rdb | |
646 | #define CONFIG_ROOTPATH /nfsroot | |
647 | #define CONFIG_RAMDISKFILE rootfs.ext2.gz.uboot | |
648 | #define CONFIG_BOOTFILE uImage | |
649 | #define CONFIG_UBOOTPATH u-boot.bin /* U-Boot image on TFTP server */ | |
270fe261 | 650 | #define CONFIG_FDTFILE mpc8379_rdb.dtb |
5e918a98 | 651 | |
79f516bc | 652 | #define CONFIG_LOADADDR 800000 /* default location for tftp and bootm */ |
7fd0bea2 | 653 | #define CONFIG_BOOTDELAY 6 /* -1 disables auto-boot */ |
5e918a98 KP |
654 | #define CONFIG_BAUDRATE 115200 |
655 | ||
656 | #define XMK_STR(x) #x | |
657 | #define MK_STR(x) XMK_STR(x) | |
658 | ||
659 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
660 | "netdev=" MK_STR(CONFIG_NETDEV) "\0" \ | |
661 | "uboot=" MK_STR(CONFIG_UBOOTPATH) "\0" \ | |
662 | "tftpflash=tftp $loadaddr $uboot;" \ | |
14d0a02a WD |
663 | "protect off " MK_STR(CONFIG_SYS_TEXT_BASE) " +$filesize; " \ |
664 | "erase " MK_STR(CONFIG_SYS_TEXT_BASE) " +$filesize; " \ | |
665 | "cp.b $loadaddr " MK_STR(CONFIG_SYS_TEXT_BASE) " $filesize; " \ | |
666 | "protect on " MK_STR(CONFIG_SYS_TEXT_BASE) " +$filesize; " \ | |
667 | "cmp.b $loadaddr " MK_STR(CONFIG_SYS_TEXT_BASE) " $filesize\0" \ | |
79f516bc | 668 | "fdtaddr=780000\0" \ |
5e918a98 KP |
669 | "fdtfile=" MK_STR(CONFIG_FDTFILE) "\0" \ |
670 | "ramdiskaddr=1000000\0" \ | |
671 | "ramdiskfile=" MK_STR(CONFIG_RAMDISKFILE) "\0" \ | |
672 | "console=ttyS0\0" \ | |
673 | "setbootargs=setenv bootargs " \ | |
674 | "root=$rootdev rw console=$console,$baudrate $othbootargs\0" \ | |
675 | "setipargs=setenv bootargs nfsroot=$serverip:$rootpath " \ | |
676 | "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \ | |
677 | "root=$rootdev rw console=$console,$baudrate $othbootargs\0" | |
678 | ||
679 | #define CONFIG_NFSBOOTCOMMAND \ | |
680 | "setenv rootdev /dev/nfs;" \ | |
681 | "run setbootargs;" \ | |
682 | "run setipargs;" \ | |
683 | "tftp $loadaddr $bootfile;" \ | |
684 | "tftp $fdtaddr $fdtfile;" \ | |
685 | "bootm $loadaddr - $fdtaddr" | |
686 | ||
687 | #define CONFIG_RAMBOOTCOMMAND \ | |
688 | "setenv rootdev /dev/ram;" \ | |
689 | "run setbootargs;" \ | |
690 | "tftp $ramdiskaddr $ramdiskfile;" \ | |
691 | "tftp $loadaddr $bootfile;" \ | |
692 | "tftp $fdtaddr $fdtfile;" \ | |
693 | "bootm $loadaddr $ramdiskaddr $fdtaddr" | |
694 | ||
695 | #undef MK_STR | |
696 | #undef XMK_STR | |
697 | ||
698 | #endif /* __CONFIG_H */ |