]>
Commit | Line | Data |
---|---|---|
0cde4b00 | 1 | /* |
7c57f3e8 | 2 | * Copyright 2007, 2010-2011 Freescale Semiconductor, Inc. |
0cde4b00 | 3 | * |
1a459660 | 4 | * SPDX-License-Identifier: GPL-2.0+ |
0cde4b00 JL |
5 | */ |
6 | ||
7 | /* | |
8 | * mpc8544ds board configuration file | |
9 | * | |
10 | */ | |
11 | #ifndef __CONFIG_H | |
12 | #define __CONFIG_H | |
13 | ||
14 | /* High Level Configuration Options */ | |
15 | #define CONFIG_BOOKE 1 /* BOOKE */ | |
16 | #define CONFIG_E500 1 /* BOOKE e500 family */ | |
0cde4b00 JL |
17 | #define CONFIG_MPC8544 1 |
18 | #define CONFIG_MPC8544DS 1 | |
19 | ||
2ae18241 WD |
20 | #ifndef CONFIG_SYS_TEXT_BASE |
21 | #define CONFIG_SYS_TEXT_BASE 0xfff80000 | |
22 | #endif | |
23 | ||
837f1ba0 ES |
24 | #define CONFIG_PCI 1 /* Enable PCI/PCIE */ |
25 | #define CONFIG_PCI1 1 /* PCI controller 1 */ | |
b38eaec5 RD |
26 | #define CONFIG_PCIE1 1 /* PCIE controller 1 (slot 1) */ |
27 | #define CONFIG_PCIE2 1 /* PCIE controller 2 (slot 2) */ | |
28 | #define CONFIG_PCIE3 1 /* PCIE controller 3 (ULI bridge) */ | |
837f1ba0 | 29 | #define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */ |
842033e6 | 30 | #define CONFIG_PCI_INDIRECT_BRIDGE 1 /* indirect PCI bridge support */ |
8ff3de61 | 31 | #define CONFIG_FSL_PCIE_RESET 1 /* need PCIe reset errata */ |
0151cbac | 32 | #define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */ |
837f1ba0 | 33 | |
4bcae9c9 KG |
34 | #define CONFIG_FSL_LAW 1 /* Use common FSL init code */ |
35 | ||
837f1ba0 | 36 | #define CONFIG_TSEC_ENET /* tsec ethernet support */ |
0cde4b00 | 37 | #define CONFIG_ENV_OVERWRITE |
837f1ba0 | 38 | #define CONFIG_INTERRUPTS /* enable pci, srio, ddr interrupts */ |
0cde4b00 | 39 | |
0cde4b00 JL |
40 | #ifndef __ASSEMBLY__ |
41 | extern unsigned long get_board_sys_clk(unsigned long dummy); | |
42 | #endif | |
43 | #define CONFIG_SYS_CLK_FREQ get_board_sys_clk(0) /* sysclk for MPC85xx */ | |
44 | ||
45 | /* | |
46 | * These can be toggled for performance analysis, otherwise use default. | |
47 | */ | |
837f1ba0 | 48 | #define CONFIG_L2_CACHE /* toggle L2 cache */ |
0cde4b00 | 49 | #define CONFIG_BTB /* toggle branch predition */ |
0cde4b00 JL |
50 | |
51 | /* | |
52 | * Only possible on E500 Version 2 or newer cores. | |
53 | */ | |
54 | #define CONFIG_ENABLE_36BIT_PHYS 1 | |
55 | ||
6d0f6bcf JCPV |
56 | #define CONFIG_SYS_MEMTEST_START 0x00200000 /* memtest works on */ |
57 | #define CONFIG_SYS_MEMTEST_END 0x00400000 | |
837f1ba0 | 58 | #define CONFIG_PANIC_HANG /* do not reset board on panic */ |
0cde4b00 | 59 | |
e46fedfe TT |
60 | #define CONFIG_SYS_CCSRBAR 0xe0000000 |
61 | #define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR | |
0cde4b00 | 62 | |
1167a2fd | 63 | /* DDR Setup */ |
5614e71b | 64 | #define CONFIG_SYS_FSL_DDR2 |
1167a2fd KG |
65 | #undef CONFIG_FSL_DDR_INTERACTIVE |
66 | #define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup */ | |
67 | #define CONFIG_DDR_SPD | |
68 | ||
9b0ad1b1 | 69 | #define CONFIG_ECC_INIT_VIA_DDRCONTROLLER /* DDR controller or DMA? */ |
1167a2fd KG |
70 | #define CONFIG_MEM_INIT_VALUE 0xDeadBeef |
71 | ||
6d0f6bcf JCPV |
72 | #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 |
73 | #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE | |
1167a2fd KG |
74 | #define CONFIG_VERY_BIG_RAM |
75 | ||
76 | #define CONFIG_NUM_DDR_CONTROLLERS 1 | |
77 | #define CONFIG_DIMM_SLOTS_PER_CTLR 1 | |
78 | #define CONFIG_CHIP_SELECTS_PER_CTRL 2 | |
0cde4b00 | 79 | |
1167a2fd | 80 | /* I2C addresses of SPD EEPROMs */ |
0cde4b00 JL |
81 | #define SPD_EEPROM_ADDRESS 0x51 /* DDR DIMM */ |
82 | ||
1167a2fd | 83 | /* Make sure required options are set */ |
0cde4b00 JL |
84 | #ifndef CONFIG_SPD_EEPROM |
85 | #error ("CONFIG_SPD_EEPROM is required") | |
86 | #endif | |
87 | ||
88 | #undef CONFIG_CLOCKS_IN_MHZ | |
89 | ||
90 | /* | |
91 | * Memory map | |
92 | * | |
93 | * 0x0000_0000 0x7fff_ffff DDR 2G Cacheable | |
94 | * | |
95 | * 0x8000_0000 0xbfff_ffff PCI Express Mem 1G non-cacheable | |
96 | * | |
97 | * 0xc000_0000 0xdfff_ffff PCI 512M non-cacheable | |
98 | * | |
99 | * 0xe000_0000 0xe00f_ffff CCSR 1M non-cacheable | |
100 | * 0xe100_0000 0xe3ff_ffff PCI IO range 4M non-cacheable | |
101 | * | |
102 | * Localbus cacheable | |
103 | * | |
104 | * 0xf000_0000 0xf3ff_ffff SDRAM 64M Cacheable | |
105 | * 0xf401_0000 0xf401_3fff L1 for stack 4K Cacheable TLB0 | |
106 | * | |
107 | * Localbus non-cacheable | |
108 | * | |
109 | * 0xf800_0000 0xf80f_ffff NVRAM/CADMUS (*) 1M non-cacheable | |
110 | * 0xff00_0000 0xff7f_ffff FLASH (2nd bank) 8M non-cacheable | |
111 | * 0xff80_0000 0xffff_ffff FLASH (boot bank) 8M non-cacheable | |
112 | * | |
113 | */ | |
114 | ||
115 | /* | |
116 | * Local Bus Definitions | |
117 | */ | |
6d0f6bcf | 118 | #define CONFIG_SYS_BOOT_BLOCK 0xfc000000 /* boot TLB */ |
0cde4b00 | 119 | |
6d0f6bcf | 120 | #define CONFIG_SYS_FLASH_BASE 0xff800000 /* start of FLASH 8M */ |
0cde4b00 | 121 | |
6d0f6bcf JCPV |
122 | #define CONFIG_SYS_BR0_PRELIM 0xff801001 |
123 | #define CONFIG_SYS_BR1_PRELIM 0xfe801001 | |
0cde4b00 | 124 | |
6d0f6bcf JCPV |
125 | #define CONFIG_SYS_OR0_PRELIM 0xff806e65 |
126 | #define CONFIG_SYS_OR1_PRELIM 0xff806e65 | |
0cde4b00 | 127 | |
6d0f6bcf | 128 | #define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE} |
0cde4b00 | 129 | |
6d0f6bcf JCPV |
130 | #define CONFIG_SYS_FLASH_QUIET_TEST |
131 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */ | |
132 | #define CONFIG_SYS_MAX_FLASH_SECT 128 /* sectors per device */ | |
133 | #undef CONFIG_SYS_FLASH_CHECKSUM | |
134 | #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */ | |
135 | #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */ | |
81e56e9a | 136 | #define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */ |
0cde4b00 | 137 | |
14d0a02a | 138 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */ |
0cde4b00 | 139 | |
00b1883a | 140 | #define CONFIG_FLASH_CFI_DRIVER |
6d0f6bcf JCPV |
141 | #define CONFIG_SYS_FLASH_CFI |
142 | #define CONFIG_SYS_FLASH_EMPTY_INFO | |
0cde4b00 | 143 | |
6d0f6bcf | 144 | #define CONFIG_SYS_LBC_NONCACHE_BASE 0xf8000000 |
0cde4b00 | 145 | |
6d0f6bcf JCPV |
146 | #define CONFIG_SYS_BR2_PRELIM 0xf8201001 /* port size 16bit */ |
147 | #define CONFIG_SYS_OR2_PRELIM 0xfff06ff7 /* 1MB Compact Flash area*/ | |
0cde4b00 | 148 | |
6d0f6bcf JCPV |
149 | #define CONFIG_SYS_BR3_PRELIM 0xf8100801 /* port size 8bit */ |
150 | #define CONFIG_SYS_OR3_PRELIM 0xfff06ff7 /* 1MB PIXIS area*/ | |
0cde4b00 | 151 | |
7608d75f | 152 | #define CONFIG_FSL_PIXIS 1 /* use common PIXIS code */ |
0cde4b00 JL |
153 | #define PIXIS_BASE 0xf8100000 /* PIXIS registers */ |
154 | #define PIXIS_ID 0x0 /* Board ID at offset 0 */ | |
155 | #define PIXIS_VER 0x1 /* Board version at offset 1 */ | |
156 | #define PIXIS_PVER 0x2 /* PIXIS FPGA version at offset 2 */ | |
157 | #define PIXIS_RST 0x4 /* PIXIS Reset Control register */ | |
158 | #define PIXIS_AUX 0x6 /* PIXIS Auxiliary register; Scratch | |
159 | * register */ | |
160 | #define PIXIS_SPD 0x7 /* Register for SYSCLK speed */ | |
161 | #define PIXIS_VCTL 0x10 /* VELA Control Register */ | |
162 | #define PIXIS_VCFGEN0 0x12 /* VELA Config Enable 0 */ | |
163 | #define PIXIS_VCFGEN1 0x13 /* VELA Config Enable 1 */ | |
164 | #define PIXIS_VBOOT 0x16 /* VELA VBOOT Register */ | |
6bb5b412 KG |
165 | #define PIXIS_VBOOT_FMAP 0x80 /* VBOOT - CFG_FLASHMAP */ |
166 | #define PIXIS_VBOOT_FBANK 0x40 /* VBOOT - CFG_FLASHBANK */ | |
0cde4b00 JL |
167 | #define PIXIS_VSPEED0 0x17 /* VELA VSpeed 0 */ |
168 | #define PIXIS_VSPEED1 0x18 /* VELA VSpeed 1 */ | |
169 | #define PIXIS_VCLKH 0x19 /* VELA VCLKH register */ | |
170 | #define PIXIS_VCLKL 0x1A /* VELA VCLKL register */ | |
5a8a163a | 171 | #define PIXIS_VSPEED2 0x1d /* VELA VSpeed 2 */ |
6d0f6bcf | 172 | #define CONFIG_SYS_PIXIS_VBOOT_MASK 0x40 /* Reset altbank mask*/ |
5a8a163a AF |
173 | #define PIXIS_VSPEED2_TSEC1SER 0x2 |
174 | #define PIXIS_VSPEED2_TSEC3SER 0x1 | |
175 | #define PIXIS_VCFGEN1_TSEC1SER 0x20 | |
176 | #define PIXIS_VCFGEN1_TSEC3SER 0x40 | |
bff188ba LY |
177 | #define PIXIS_VSPEED2_MASK (PIXIS_VSPEED2_TSEC1SER|PIXIS_VSPEED2_TSEC3SER) |
178 | #define PIXIS_VCFGEN1_MASK (PIXIS_VCFGEN1_TSEC1SER|PIXIS_VCFGEN1_TSEC3SER) | |
0cde4b00 | 179 | |
6d0f6bcf JCPV |
180 | #define CONFIG_SYS_INIT_RAM_LOCK 1 |
181 | #define CONFIG_SYS_INIT_RAM_ADDR 0xf4010000 /* Initial L1 address */ | |
553f0982 | 182 | #define CONFIG_SYS_INIT_RAM_SIZE 0x00004000 /* Size of used area in RAM */ |
1107014e | 183 | |
25ddd1fb | 184 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
6d0f6bcf | 185 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
0cde4b00 | 186 | |
6d0f6bcf JCPV |
187 | #define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */ |
188 | #define CONFIG_SYS_MALLOC_LEN (1024 * 1024) /* Reserved for malloc */ | |
0cde4b00 JL |
189 | |
190 | /* Serial Port - controlled on board with jumper J8 | |
191 | * open - index 2 | |
192 | * shorted - index 1 | |
193 | */ | |
194 | #define CONFIG_CONS_INDEX 1 | |
6d0f6bcf JCPV |
195 | #define CONFIG_SYS_NS16550_SERIAL |
196 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
197 | #define CONFIG_SYS_NS16550_CLK get_bus_freq(0) | |
0cde4b00 | 198 | |
6d0f6bcf | 199 | #define CONFIG_SYS_BAUDRATE_TABLE \ |
0cde4b00 JL |
200 | {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200} |
201 | ||
6d0f6bcf JCPV |
202 | #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500) |
203 | #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600) | |
0cde4b00 | 204 | |
0cde4b00 | 205 | /* I2C */ |
00f792e0 HS |
206 | #define CONFIG_SYS_I2C |
207 | #define CONFIG_SYS_I2C_FSL | |
208 | #define CONFIG_SYS_FSL_I2C_SPEED 400000 | |
209 | #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F | |
7f25fdc7 | 210 | #define CONFIG_SYS_FSL_I2C_OFFSET 0x3100 |
00f792e0 | 211 | #define CONFIG_SYS_I2C_NOPROBES { {0, 0x69} } |
6d0f6bcf | 212 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x57 |
0cde4b00 JL |
213 | |
214 | /* | |
215 | * General PCI | |
216 | * Memory space is mapped 1-1, but I/O space must start from 0. | |
217 | */ | |
5af0fdd8 | 218 | #define CONFIG_SYS_PCIE_VIRT 0x80000000 /* 1G PCIE TLB */ |
6d0f6bcf | 219 | #define CONFIG_SYS_PCIE_PHYS 0x80000000 /* 1G PCIE TLB */ |
5af0fdd8 | 220 | #define CONFIG_SYS_PCI_VIRT 0xc0000000 /* 512M PCI TLB */ |
6d0f6bcf | 221 | #define CONFIG_SYS_PCI_PHYS 0xc0000000 /* 512M PCI TLB */ |
0cde4b00 | 222 | |
5af0fdd8 | 223 | #define CONFIG_SYS_PCI1_MEM_VIRT 0xc0000000 |
10795f42 | 224 | #define CONFIG_SYS_PCI1_MEM_BUS 0xc0000000 |
5af0fdd8 | 225 | #define CONFIG_SYS_PCI1_MEM_PHYS 0xc0000000 |
6d0f6bcf | 226 | #define CONFIG_SYS_PCI1_MEM_SIZE 0x20000000 /* 512M */ |
aca5f018 | 227 | #define CONFIG_SYS_PCI1_IO_VIRT 0xe1000000 |
5f91ef6a | 228 | #define CONFIG_SYS_PCI1_IO_BUS 0x00000000 |
6d0f6bcf JCPV |
229 | #define CONFIG_SYS_PCI1_IO_PHYS 0xe1000000 |
230 | #define CONFIG_SYS_PCI1_IO_SIZE 0x00010000 /* 64k */ | |
0cde4b00 | 231 | |
0cde4b00 | 232 | /* controller 2, Slot 1, tgtid 1, Base address 9000 */ |
64a1686a | 233 | #define CONFIG_SYS_PCIE2_NAME "Slot 1" |
5af0fdd8 | 234 | #define CONFIG_SYS_PCIE2_MEM_VIRT 0x80000000 |
10795f42 | 235 | #define CONFIG_SYS_PCIE2_MEM_BUS 0x80000000 |
5af0fdd8 | 236 | #define CONFIG_SYS_PCIE2_MEM_PHYS 0x80000000 |
6d0f6bcf | 237 | #define CONFIG_SYS_PCIE2_MEM_SIZE 0x20000000 /* 512M */ |
aca5f018 | 238 | #define CONFIG_SYS_PCIE2_IO_VIRT 0xe1010000 |
5f91ef6a | 239 | #define CONFIG_SYS_PCIE2_IO_BUS 0x00000000 |
6d0f6bcf JCPV |
240 | #define CONFIG_SYS_PCIE2_IO_PHYS 0xe1010000 |
241 | #define CONFIG_SYS_PCIE2_IO_SIZE 0x00010000 /* 64k */ | |
0cde4b00 JL |
242 | |
243 | /* controller 1, Slot 2,tgtid 2, Base address a000 */ | |
64a1686a | 244 | #define CONFIG_SYS_PCIE1_NAME "Slot 2" |
5af0fdd8 | 245 | #define CONFIG_SYS_PCIE1_MEM_VIRT 0xa0000000 |
10795f42 | 246 | #define CONFIG_SYS_PCIE1_MEM_BUS 0xa0000000 |
5af0fdd8 | 247 | #define CONFIG_SYS_PCIE1_MEM_PHYS 0xa0000000 |
6d0f6bcf | 248 | #define CONFIG_SYS_PCIE1_MEM_SIZE 0x10000000 /* 256M */ |
aca5f018 | 249 | #define CONFIG_SYS_PCIE1_IO_VIRT 0xe1020000 |
5f91ef6a | 250 | #define CONFIG_SYS_PCIE1_IO_BUS 0x00000000 |
6d0f6bcf JCPV |
251 | #define CONFIG_SYS_PCIE1_IO_PHYS 0xe1020000 |
252 | #define CONFIG_SYS_PCIE1_IO_SIZE 0x00010000 /* 64k */ | |
0cde4b00 JL |
253 | |
254 | /* controller 3, direct to uli, tgtid 3, Base address b000 */ | |
64a1686a | 255 | #define CONFIG_SYS_PCIE3_NAME "ULI" |
5af0fdd8 | 256 | #define CONFIG_SYS_PCIE3_MEM_VIRT 0xb0000000 |
10795f42 | 257 | #define CONFIG_SYS_PCIE3_MEM_BUS 0xb0000000 |
5af0fdd8 | 258 | #define CONFIG_SYS_PCIE3_MEM_PHYS 0xb0000000 |
6d0f6bcf | 259 | #define CONFIG_SYS_PCIE3_MEM_SIZE 0x00100000 /* 1M */ |
aca5f018 | 260 | #define CONFIG_SYS_PCIE3_IO_VIRT 0xb0100000 /* reuse mem LAW */ |
5f91ef6a | 261 | #define CONFIG_SYS_PCIE3_IO_BUS 0x00000000 |
6d0f6bcf JCPV |
262 | #define CONFIG_SYS_PCIE3_IO_PHYS 0xb0100000 /* reuse mem LAW */ |
263 | #define CONFIG_SYS_PCIE3_IO_SIZE 0x00100000 /* 1M */ | |
5af0fdd8 | 264 | #define CONFIG_SYS_PCIE3_MEM_VIRT2 0xb0200000 |
10795f42 | 265 | #define CONFIG_SYS_PCIE3_MEM_BUS2 0xb0200000 |
5af0fdd8 | 266 | #define CONFIG_SYS_PCIE3_MEM_PHYS2 0xb0200000 |
6d0f6bcf | 267 | #define CONFIG_SYS_PCIE3_MEM_SIZE2 0x00200000 /* 1M */ |
0cde4b00 JL |
268 | |
269 | #if defined(CONFIG_PCI) | |
270 | ||
630d9bfc | 271 | /*PCIE video card used*/ |
aca5f018 | 272 | #define VIDEO_IO_OFFSET CONFIG_SYS_PCIE2_IO_VIRT |
630d9bfc KG |
273 | |
274 | /*PCI video card used*/ | |
aca5f018 | 275 | /*#define VIDEO_IO_OFFSET CONFIG_SYS_PCI1_IO_VIRT*/ |
630d9bfc KG |
276 | |
277 | /* video */ | |
278 | #define CONFIG_VIDEO | |
279 | ||
280 | #if defined(CONFIG_VIDEO) | |
281 | #define CONFIG_BIOSEMU | |
282 | #define CONFIG_CFB_CONSOLE | |
283 | #define CONFIG_VIDEO_SW_CURSOR | |
284 | #define CONFIG_VGA_AS_SINGLE_DEVICE | |
285 | #define CONFIG_ATI_RADEON_FB | |
286 | #define CONFIG_VIDEO_LOGO | |
6d0f6bcf | 287 | #define CONFIG_SYS_ISA_IO_BASE_ADDRESS VIDEO_IO_OFFSET |
630d9bfc KG |
288 | #endif |
289 | ||
0cde4b00 JL |
290 | #define CONFIG_PCI_PNP /* do pci plug-and-play */ |
291 | ||
292 | #undef CONFIG_EEPRO100 | |
293 | #undef CONFIG_TULIP | |
0cde4b00 | 294 | |
0cde4b00 | 295 | #ifndef CONFIG_PCI_PNP |
5f91ef6a KG |
296 | #define PCI_ENET0_IOADDR CONFIG_SYS_PCI1_IO_BUS |
297 | #define PCI_ENET0_MEMADDR CONFIG_SYS_PCI1_IO_BUS | |
0cde4b00 JL |
298 | #define PCI_IDSEL_NUMBER 0x11 /* IDSEL = AD11 */ |
299 | #endif | |
300 | ||
301 | #define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ | |
302 | #define CONFIG_DOS_PARTITION | |
303 | #define CONFIG_SCSI_AHCI | |
304 | ||
305 | #ifdef CONFIG_SCSI_AHCI | |
344ca0b4 | 306 | #define CONFIG_LIBATA |
0cde4b00 | 307 | #define CONFIG_SATA_ULI5288 |
6d0f6bcf JCPV |
308 | #define CONFIG_SYS_SCSI_MAX_SCSI_ID 4 |
309 | #define CONFIG_SYS_SCSI_MAX_LUN 1 | |
310 | #define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * CONFIG_SYS_SCSI_MAX_LUN) | |
311 | #define CONFIG_SYS_SCSI_MAXDEVICE CONFIG_SYS_SCSI_MAX_DEVICE | |
0cde4b00 JL |
312 | #endif /* SCSCI */ |
313 | ||
314 | #endif /* CONFIG_PCI */ | |
315 | ||
0cde4b00 JL |
316 | #if defined(CONFIG_TSEC_ENET) |
317 | ||
0cde4b00 JL |
318 | #define CONFIG_MII 1 /* MII PHY management */ |
319 | #define CONFIG_MII_DEFAULT_TSEC 1 /* Allow unregistered phys */ | |
255a3577 KP |
320 | #define CONFIG_TSEC1 1 |
321 | #define CONFIG_TSEC1_NAME "eTSEC1" | |
322 | #define CONFIG_TSEC3 1 | |
323 | #define CONFIG_TSEC3_NAME "eTSEC3" | |
837f1ba0 | 324 | |
bff188ba | 325 | #define CONFIG_PIXIS_SGMII_CMD |
652f7c2e AF |
326 | #define CONFIG_FSL_SGMII_RISER 1 |
327 | #define SGMII_RISER_PHY_OFFSET 0x1c | |
328 | ||
0cde4b00 JL |
329 | #define TSEC1_PHY_ADDR 0 |
330 | #define TSEC3_PHY_ADDR 1 | |
331 | ||
3a79013e AF |
332 | #define TSEC1_FLAGS (TSEC_GIGABIT | TSEC_REDUCED) |
333 | #define TSEC3_FLAGS (TSEC_GIGABIT | TSEC_REDUCED) | |
334 | ||
0cde4b00 JL |
335 | #define TSEC1_PHYIDX 0 |
336 | #define TSEC3_PHYIDX 0 | |
337 | ||
338 | #define CONFIG_ETHPRIME "eTSEC1" | |
339 | ||
340 | #define CONFIG_PHY_GIGE 1 /* Include GbE speed/duplex detection */ | |
0cde4b00 JL |
341 | #endif /* CONFIG_TSEC_ENET */ |
342 | ||
343 | /* | |
344 | * Environment | |
345 | */ | |
5a1aceb0 | 346 | #define CONFIG_ENV_IS_IN_FLASH 1 |
6d0f6bcf | 347 | #if CONFIG_SYS_MONITOR_BASE > 0xfff80000 |
0e8d1586 | 348 | #define CONFIG_ENV_ADDR 0xfff80000 |
0cde4b00 | 349 | #else |
6d0f6bcf | 350 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + 0x70000) |
0cde4b00 | 351 | #endif |
0e8d1586 JCPV |
352 | #define CONFIG_ENV_SIZE 0x2000 |
353 | #define CONFIG_ENV_SECT_SIZE 0x10000 /* 64K (one sector) */ | |
0cde4b00 JL |
354 | |
355 | #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ | |
6d0f6bcf | 356 | #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ |
0cde4b00 | 357 | |
659e2f67 JL |
358 | /* |
359 | * BOOTP options | |
360 | */ | |
361 | #define CONFIG_BOOTP_BOOTFILESIZE | |
362 | #define CONFIG_BOOTP_BOOTPATH | |
363 | #define CONFIG_BOOTP_GATEWAY | |
364 | #define CONFIG_BOOTP_HOSTNAME | |
365 | ||
2835e518 JL |
366 | /* |
367 | * Command line configuration. | |
368 | */ | |
1c9aa76b | 369 | #define CONFIG_CMD_IRQ |
199e262e | 370 | #define CONFIG_CMD_REGINFO |
2835e518 | 371 | |
0cde4b00 | 372 | #if defined(CONFIG_PCI) |
2835e518 | 373 | #define CONFIG_CMD_PCI |
c649e3c9 | 374 | #define CONFIG_SCSI |
0cde4b00 | 375 | #endif |
2835e518 | 376 | |
86a194b7 HJ |
377 | /* |
378 | * USB | |
379 | */ | |
380 | #define CONFIG_USB_EHCI | |
381 | ||
382 | #ifdef CONFIG_USB_EHCI | |
86a194b7 HJ |
383 | #define CONFIG_USB_EHCI_PCI |
384 | #define CONFIG_EHCI_HCD_INIT_AFTER_RESET | |
86a194b7 HJ |
385 | #define CONFIG_PCI_EHCI_DEVICE 0 |
386 | #endif | |
0cde4b00 JL |
387 | |
388 | #undef CONFIG_WATCHDOG /* watchdog disabled */ | |
389 | ||
390 | /* | |
391 | * Miscellaneous configurable options | |
392 | */ | |
6d0f6bcf | 393 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
5be58f5f KP |
394 | #define CONFIG_CMDLINE_EDITING /* Command-line editing */ |
395 | #define CONFIG_AUTO_COMPLETE /* add autocompletion support */ | |
6d0f6bcf | 396 | #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */ |
2835e518 | 397 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 398 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
0cde4b00 | 399 | #else |
6d0f6bcf | 400 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
0cde4b00 | 401 | #endif |
6d0f6bcf JCPV |
402 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ |
403 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
404 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
0cde4b00 JL |
405 | |
406 | /* | |
407 | * For booting Linux, the board info and command line data | |
a832ac41 | 408 | * have to be in the first 64 MB of memory, since this is |
0cde4b00 JL |
409 | * the maximum mapped by the Linux kernel during initialization. |
410 | */ | |
a832ac41 KG |
411 | #define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial Memory map for Linux*/ |
412 | #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */ | |
0cde4b00 | 413 | |
2835e518 | 414 | #if defined(CONFIG_CMD_KGDB) |
0cde4b00 | 415 | #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */ |
0cde4b00 JL |
416 | #endif |
417 | ||
418 | /* | |
419 | * Environment Configuration | |
420 | */ | |
421 | ||
422 | /* The mac addresses for all ethernet interface */ | |
423 | #if defined(CONFIG_TSEC_ENET) | |
ea5877e3 | 424 | #define CONFIG_HAS_ETH0 |
0cde4b00 | 425 | #define CONFIG_HAS_ETH1 |
0cde4b00 JL |
426 | #endif |
427 | ||
428 | #define CONFIG_IPADDR 192.168.1.251 | |
429 | ||
430 | #define CONFIG_HOSTNAME 8544ds_unknown | |
8b3637c6 | 431 | #define CONFIG_ROOTPATH "/nfs/mpc85xx" |
b3f44c21 | 432 | #define CONFIG_BOOTFILE "8544ds/uImage.uboot" |
837f1ba0 | 433 | #define CONFIG_UBOOTPATH 8544ds/u-boot.bin /* TFTP server */ |
0cde4b00 | 434 | |
50c03c8c KG |
435 | #define CONFIG_SERVERIP 192.168.1.1 |
436 | #define CONFIG_GATEWAYIP 192.168.1.1 | |
0cde4b00 JL |
437 | #define CONFIG_NETMASK 255.255.0.0 |
438 | ||
439 | #define CONFIG_LOADADDR 1000000 /*default location for tftp and bootm*/ | |
440 | ||
837f1ba0 | 441 | #undef CONFIG_BOOTARGS /* the boot command will set bootargs*/ |
0cde4b00 JL |
442 | |
443 | #define CONFIG_BAUDRATE 115200 | |
444 | ||
837f1ba0 | 445 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
5368c55d MV |
446 | "netdev=eth0\0" \ |
447 | "uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \ | |
448 | "tftpflash=tftpboot $loadaddr $uboot; " \ | |
449 | "protect off " __stringify(CONFIG_SYS_TEXT_BASE) \ | |
450 | " +$filesize; " \ | |
451 | "erase " __stringify(CONFIG_SYS_TEXT_BASE) \ | |
452 | " +$filesize; " \ | |
453 | "cp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) \ | |
454 | " $filesize; " \ | |
455 | "protect on " __stringify(CONFIG_SYS_TEXT_BASE) \ | |
456 | " +$filesize; " \ | |
457 | "cmp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) \ | |
458 | " $filesize\0" \ | |
459 | "consoledev=ttyS0\0" \ | |
460 | "ramdiskaddr=2000000\0" \ | |
461 | "ramdiskfile=8544ds/ramdisk.uboot\0" \ | |
b24a4f62 | 462 | "fdtaddr=1e00000\0" \ |
5368c55d MV |
463 | "fdtfile=8544ds/mpc8544ds.dtb\0" \ |
464 | "bdev=sda3\0" | |
0cde4b00 JL |
465 | |
466 | #define CONFIG_NFSBOOTCOMMAND \ | |
467 | "setenv bootargs root=/dev/nfs rw " \ | |
468 | "nfsroot=$serverip:$rootpath " \ | |
469 | "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \ | |
470 | "console=$consoledev,$baudrate $othbootargs;" \ | |
471 | "tftp $loadaddr $bootfile;" \ | |
50c03c8c KG |
472 | "tftp $fdtaddr $fdtfile;" \ |
473 | "bootm $loadaddr - $fdtaddr" | |
0cde4b00 | 474 | |
837f1ba0 | 475 | #define CONFIG_RAMBOOTCOMMAND \ |
0cde4b00 JL |
476 | "setenv bootargs root=/dev/ram rw " \ |
477 | "console=$consoledev,$baudrate $othbootargs;" \ | |
478 | "tftp $ramdiskaddr $ramdiskfile;" \ | |
479 | "tftp $loadaddr $bootfile;" \ | |
50c03c8c KG |
480 | "tftp $fdtaddr $fdtfile;" \ |
481 | "bootm $loadaddr $ramdiskaddr $fdtaddr" | |
0cde4b00 | 482 | |
837f1ba0 ES |
483 | #define CONFIG_BOOTCOMMAND \ |
484 | "setenv bootargs root=/dev/$bdev rw " \ | |
0cde4b00 JL |
485 | "console=$consoledev,$baudrate $othbootargs;" \ |
486 | "tftp $loadaddr $bootfile;" \ | |
50c03c8c KG |
487 | "tftp $fdtaddr $fdtfile;" \ |
488 | "bootm $loadaddr - $fdtaddr" | |
0cde4b00 JL |
489 | |
490 | #endif /* __CONFIG_H */ |