]>
Commit | Line | Data |
---|---|---|
1cb8e980 | 1 | /* |
531716e1 | 2 | * (C) Copyright 2002, 2003 |
1cb8e980 WD |
3 | * Sysgo Real-Time Solutions, GmbH <www.elinos.com> |
4 | * Marius Groeger <mgroeger@sysgo.de> | |
5 | * Gary Jennejohn <gj@denx.de> | |
6 | * David Mueller <d.mueller@elsoft.ch> | |
7 | * | |
8 | * Configuation settings for the MPL VCMA9 board. | |
9 | * | |
10 | * See file CREDITS for list of people who contributed to this | |
11 | * project. | |
12 | * | |
13 | * This program is free software; you can redistribute it and/or | |
14 | * modify it under the terms of the GNU General Public License as | |
15 | * published by the Free Software Foundation; either version 2 of | |
16 | * the License, or (at your option) any later version. | |
17 | * | |
18 | * This program is distributed in the hope that it will be useful, | |
19 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
20 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
21 | * GNU General Public License for more details. | |
22 | * | |
23 | * You should have received a copy of the GNU General Public License | |
24 | * along with this program; if not, write to the Free Software | |
25 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
26 | * MA 02111-1307 USA | |
27 | */ | |
28 | ||
29 | #ifndef __CONFIG_H | |
30 | #define __CONFIG_H | |
31 | ||
1cb8e980 WD |
32 | /* |
33 | * High Level Configuration Options | |
34 | * (easy to change) | |
35 | */ | |
36 | #define CONFIG_ARM920T 1 /* This is an ARM920T Core */ | |
37 | #define CONFIG_S3C2410 1 /* in a SAMSUNG S3C2410 SoC */ | |
38 | #define CONFIG_VCMA9 1 /* on a MPL VCMA9 Board */ | |
a2663ea4 | 39 | #define LITTLEENDIAN 1 /* used by usb_ohci.c */ |
1cb8e980 WD |
40 | |
41 | /* input clock of PLL */ | |
42 | #define CONFIG_SYS_CLK_FREQ 12000000/* VCMA9 has 12MHz input clock */ | |
43 | ||
44 | #define USE_920T_MMU 1 | |
45 | #undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */ | |
46 | ||
47 | #define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */ | |
48 | #define CONFIG_SETUP_MEMORY_TAGS 1 | |
49 | #define CONFIG_INITRD_TAG 1 | |
50 | ||
a5562901 JL |
51 | |
52 | /* | |
53 | * Command line configuration. | |
54 | */ | |
55 | #include <config_cmd_default.h> | |
56 | ||
57 | #define CONFIG_CMD_CACHE | |
58 | #define CONFIG_CMD_EEPROM | |
59 | #define CONFIG_CMD_I2C | |
60 | #define CONFIG_CMD_USB | |
61 | #define CONFIG_CMD_REGINFO | |
62 | #define CONFIG_CMD_FAT | |
63 | #define CONFIG_CMD_DATE | |
64 | #define CONFIG_CMD_ELF | |
65 | #define CONFIG_CMD_DHCP | |
66 | #define CONFIG_CMD_PING | |
67 | #define CONFIG_CMD_BSP | |
68 | ||
1cb8e980 WD |
69 | |
70 | #define CFG_HUSH_PARSER | |
71 | #define CFG_PROMPT_HUSH_PS2 "> " | |
72 | /*********************************************************** | |
73 | * I2C stuff: | |
74 | * the MPL VCMA9 is equipped with an ATMEL 24C256 EEPROM at | |
75 | * address 0x50 with 16bit addressing | |
76 | ***********************************************************/ | |
77 | #define CONFIG_HARD_I2C /* I2C with hardware support */ | |
78 | #define CFG_I2C_SPEED 100000 /* I2C speed */ | |
79 | #define CFG_I2C_SLAVE 0x7F /* I2C slave addr */ | |
80 | ||
81 | #define CFG_I2C_EEPROM_ADDR 0x50 | |
82 | #define CFG_I2C_EEPROM_ADDR_LEN 2 | |
83 | #define CFG_ENV_IS_IN_EEPROM 1 /* use EEPROM for environment vars */ | |
84 | #define CFG_ENV_OFFSET 0x000 /* environment starts at offset 0 */ | |
85 | #define CFG_ENV_SIZE 0x800 /* 2KB should be more than enough */ | |
86 | ||
87 | #undef CFG_I2C_EEPROM_ADDR_OVERFLOW | |
88 | #define CFG_EEPROM_PAGE_WRITE_BITS 6 /* 64 bytes page write mode on 24C256 */ | |
89 | #define CFG_EEPROM_PAGE_WRITE_DELAY_MS 10 | |
90 | ||
91 | /* | |
92 | * Size of malloc() pool | |
93 | */ | |
a2663ea4 WD |
94 | /*#define CONFIG_MALLOC_SIZE (CFG_ENV_SIZE + 128*1024)*/ |
95 | #define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */ | |
1cb8e980 WD |
96 | |
97 | #define CFG_MONITOR_LEN (256 * 1024) | |
a2663ea4 | 98 | #define CFG_MALLOC_LEN (1024 * 1024) /* BUNZIP2 needs a lot of RAM */ |
1cb8e980 WD |
99 | |
100 | /* | |
101 | * Hardware drivers | |
102 | */ | |
103 | #define CONFIG_DRIVER_CS8900 1 /* we have a CS8900 on-board */ | |
104 | #define CS8900_BASE 0x20000300 | |
105 | #define CS8900_BUS16 1 /* the Linux driver does accesses as shorts */ | |
106 | ||
107 | #define CONFIG_DRIVER_S3C24X0_I2C 1 /* we use the buildin I2C controller */ | |
108 | ||
109 | /* | |
110 | * select serial console configuration | |
111 | */ | |
112 | #define CONFIG_SERIAL1 1 /* we use SERIAL 1 on VCMA9 */ | |
113 | ||
48b42616 WD |
114 | /************************************************************ |
115 | * USB support | |
116 | ************************************************************/ | |
a2663ea4 WD |
117 | #define CONFIG_USB_OHCI 1 |
118 | #define CONFIG_USB_KEYBOARD 1 | |
119 | #define CONFIG_USB_STORAGE 1 | |
120 | #define CONFIG_DOS_PARTITION 1 | |
48b42616 WD |
121 | |
122 | /* Enable needed helper functions */ | |
123 | #define CFG_DEVICE_DEREGISTER /* needs device_deregister */ | |
48b42616 WD |
124 | |
125 | /************************************************************ | |
126 | * RTC | |
127 | ************************************************************/ | |
128 | #define CONFIG_RTC_S3C24X0 1 | |
129 | ||
130 | ||
1cb8e980 WD |
131 | /* allow to overwrite serial and ethaddr */ |
132 | #define CONFIG_ENV_OVERWRITE | |
133 | ||
134 | #define CONFIG_BAUDRATE 9600 | |
135 | ||
a2663ea4 WD |
136 | #define CONFIG_BOOTDELAY 5 |
137 | /* autoboot (do NOT change this set environment variable "bootdelay" to -1 instead) */ | |
2893ecbf | 138 | /* #define CONFIG_BOOT_RETRY_TIME -10 /XXX* feature is available but not enabled */ |
a2663ea4 WD |
139 | #define CONFIG_ZERO_BOOTDELAY_CHECK /* check console even if bootdelay = 0 */ |
140 | ||
1cb8e980 WD |
141 | #define CONFIG_NETMASK 255.255.255.0 |
142 | #define CONFIG_IPADDR 10.0.0.110 | |
143 | #define CONFIG_SERVERIP 10.0.0.1 | |
144 | ||
a5562901 | 145 | #if defined(CONFIG_CMD_KGDB) |
1cb8e980 WD |
146 | #define CONFIG_KGDB_BAUDRATE 115200 /* speed to run kgdb serial port */ |
147 | /* what's this ? it's not used anywhere */ | |
148 | #define CONFIG_KGDB_SER_INDEX 1 /* which serial port to use */ | |
149 | #endif | |
150 | ||
151 | /* | |
152 | * Miscellaneous configurable options | |
153 | */ | |
154 | #define CFG_LONGHELP /* undef to save memory */ | |
155 | #define CFG_PROMPT "VCMA9 # " /* Monitor Command Prompt */ | |
156 | #define CFG_CBSIZE 256 /* Console I/O Buffer Size */ | |
157 | #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */ | |
158 | #define CFG_MAXARGS 16 /* max number of command args */ | |
159 | #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */ | |
160 | ||
161 | #define CFG_MEMTEST_START 0x30000000 /* memtest works on */ | |
531716e1 WD |
162 | #define CFG_MEMTEST_END 0x30F80000 /* 15.5 MB in DRAM */ |
163 | ||
1cb8e980 | 164 | #define CFG_ALT_MEMTEST |
531716e1 | 165 | #define CFG_LOAD_ADDR 0x30800000 /* default load address */ |
1cb8e980 WD |
166 | |
167 | ||
168 | #undef CFG_CLKS_IN_HZ /* everything, incl board info, in Hz */ | |
169 | ||
170 | /* we configure PWM Timer 4 to 1us ~ 1MHz */ | |
171 | /*#define CFG_HZ 1000000 */ | |
172 | #define CFG_HZ 1562500 | |
173 | ||
174 | /* valid baudrates */ | |
175 | #define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 } | |
176 | ||
a2663ea4 WD |
177 | /* support BZIP2 compression */ |
178 | #define CONFIG_BZIP2 1 | |
179 | ||
48b42616 WD |
180 | /************************************************************ |
181 | * Ident | |
182 | ************************************************************/ | |
183 | /*#define VERSION_TAG "released"*/ | |
184 | #define VERSION_TAG "unstable" | |
185 | #define CONFIG_IDENT_STRING "\n(c) 2003 by MPL AG Switzerland, MEV-10080-001 " VERSION_TAG | |
186 | ||
1cb8e980 WD |
187 | /*----------------------------------------------------------------------- |
188 | * Stack sizes | |
189 | * | |
190 | * The stack sizes are set up in start.S using the settings below | |
191 | */ | |
192 | #define CONFIG_STACKSIZE (128*1024) /* regular stack */ | |
193 | #ifdef CONFIG_USE_IRQ | |
194 | #define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */ | |
195 | #define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */ | |
196 | #endif | |
197 | ||
198 | /*----------------------------------------------------------------------- | |
199 | * Physical Memory Map | |
200 | */ | |
201 | #define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */ | |
202 | #define PHYS_SDRAM_1 0x30000000 /* SDRAM Bank #1 */ | |
1cb8e980 WD |
203 | #define PHYS_FLASH_1 0x00000000 /* Flash Bank #1 */ |
204 | ||
205 | #define CFG_FLASH_BASE PHYS_FLASH_1 | |
206 | ||
207 | /*----------------------------------------------------------------------- | |
208 | * FLASH and environment organization | |
209 | */ | |
210 | ||
211 | #define CONFIG_AMD_LV400 1 /* uncomment this if you have a LV400 flash */ | |
212 | #if 0 | |
213 | #define CONFIG_AMD_LV800 1 /* uncomment this if you have a LV800 flash */ | |
214 | #endif | |
215 | ||
216 | #define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */ | |
217 | #ifdef CONFIG_AMD_LV800 | |
218 | #define PHYS_FLASH_SIZE 0x00100000 /* 1MB */ | |
219 | #define CFG_MAX_FLASH_SECT (19) /* max number of sectors on one chip */ | |
220 | #define CFG_ENV_ADDR (CFG_FLASH_BASE + 0x0F0000) /* addr of environment */ | |
221 | #endif | |
222 | #ifdef CONFIG_AMD_LV400 | |
223 | #define PHYS_FLASH_SIZE 0x00080000 /* 512KB */ | |
224 | #define CFG_MAX_FLASH_SECT (11) /* max number of sectors on one chip */ | |
225 | #define CFG_ENV_ADDR (CFG_FLASH_BASE + 0x070000) /* addr of environment */ | |
226 | #endif | |
227 | ||
228 | /* timeout values are in ticks */ | |
229 | #define CFG_FLASH_ERASE_TOUT (5*CFG_HZ) /* Timeout for Flash Erase */ | |
230 | #define CFG_FLASH_WRITE_TOUT (5*CFG_HZ) /* Timeout for Flash Write */ | |
231 | ||
232 | #if 0 | |
233 | #define CFG_ENV_IS_IN_FLASH 1 | |
234 | #define CFG_ENV_SIZE 0x10000 /* Total Size of Environment Sector */ | |
235 | #endif | |
236 | ||
48b42616 WD |
237 | |
238 | #define CFG_JFFS2_FIRST_BANK 0 | |
239 | #define CFG_JFFS2_NUM_BANKS 1 | |
240 | ||
241 | #define MULTI_PURPOSE_SOCKET_ADDR 0x08000000 | |
242 | ||
243 | /*----------------------------------------------------------------------- | |
244 | * NAND flash settings | |
245 | */ | |
a5562901 | 246 | #if defined(CONFIG_CMD_NAND) |
48b42616 | 247 | |
6db39708 | 248 | #define CFG_NAND_LEGACY |
48b42616 WD |
249 | #define CFG_MAX_NAND_DEVICE 1 /* Max number of NAND devices */ |
250 | #define SECTORSIZE 512 | |
251 | ||
252 | #define ADDR_COLUMN 1 | |
253 | #define ADDR_PAGE 2 | |
254 | #define ADDR_COLUMN_PAGE 3 | |
255 | ||
256 | #define NAND_ChipID_UNKNOWN 0x00 | |
257 | #define NAND_MAX_FLOORS 1 | |
258 | #define NAND_MAX_CHIPS 1 | |
259 | ||
260 | #define NAND_WAIT_READY(nand) NF_WaitRB() | |
261 | ||
262 | #define NAND_DISABLE_CE(nand) NF_SetCE(NFCE_HIGH) | |
263 | #define NAND_ENABLE_CE(nand) NF_SetCE(NFCE_LOW) | |
264 | ||
265 | ||
266 | #define WRITE_NAND_COMMAND(d, adr) NF_Cmd(d) | |
267 | #define WRITE_NAND_COMMANDW(d, adr) NF_CmdW(d) | |
268 | #define WRITE_NAND_ADDRESS(d, adr) NF_Addr(d) | |
269 | #define WRITE_NAND(d, adr) NF_Write(d) | |
270 | #define READ_NAND(adr) NF_Read() | |
271 | /* the following functions are NOP's because S3C24X0 handles this in hardware */ | |
272 | #define NAND_CTL_CLRALE(nandptr) | |
273 | #define NAND_CTL_SETALE(nandptr) | |
274 | #define NAND_CTL_CLRCLE(nandptr) | |
275 | #define NAND_CTL_SETCLE(nandptr) | |
276 | ||
277 | #define CONFIG_MTD_NAND_VERIFY_WRITE 1 | |
278 | #define CONFIG_MTD_NAND_ECC_JFFS2 1 | |
279 | ||
a5562901 | 280 | #endif |
1cb8e980 WD |
281 | |
282 | #endif /* __CONFIG_H */ |