]>
Commit | Line | Data |
---|---|---|
f7fa2f37 BS |
1 | /* |
2 | * Copyright (C) 2012 Atmel Corporation | |
3 | * | |
4 | * Configuation settings for the AT91SAM9X5EK board. | |
5 | * | |
1a459660 | 6 | * SPDX-License-Identifier: GPL-2.0+ |
f7fa2f37 BS |
7 | */ |
8 | ||
9 | #ifndef __CONFIG_H__ | |
10 | #define __CONFIG_H__ | |
11 | ||
12 | #include <asm/hardware.h> | |
13 | ||
77461a65 BS |
14 | #define CONFIG_SYS_TEXT_BASE 0x26f00000 |
15 | ||
f7fa2f37 BS |
16 | /* ARM asynchronous clock */ |
17 | #define CONFIG_SYS_AT91_SLOW_CLOCK 32768 | |
18 | #define CONFIG_SYS_AT91_MAIN_CLOCK 12000000 /* 12 MHz crystal */ | |
f7fa2f37 BS |
19 | |
20 | #define CONFIG_AT91SAM9X5EK | |
f7fa2f37 | 21 | |
f7fa2f37 BS |
22 | #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */ |
23 | #define CONFIG_SETUP_MEMORY_TAGS | |
24 | #define CONFIG_INITRD_TAG | |
25 | #define CONFIG_SKIP_LOWLEVEL_INIT | |
f7fa2f37 BS |
26 | |
27 | /* general purpose I/O */ | |
28 | #define CONFIG_ATMEL_LEGACY /* required until (g)pio is fixed */ | |
f7fa2f37 BS |
29 | |
30 | /* LCD */ | |
f7fa2f37 BS |
31 | #define LCD_BPP LCD_COLOR16 |
32 | #define LCD_OUTPUT_BPP 24 | |
33 | #define CONFIG_LCD_LOGO | |
f7fa2f37 BS |
34 | #define CONFIG_LCD_INFO |
35 | #define CONFIG_LCD_INFO_BELOW_LOGO | |
f7fa2f37 BS |
36 | #define CONFIG_ATMEL_HLCD |
37 | #define CONFIG_ATMEL_LCD_RGB565 | |
f7fa2f37 | 38 | |
f7fa2f37 BS |
39 | |
40 | /* | |
41 | * BOOTP options | |
42 | */ | |
43 | #define CONFIG_BOOTP_BOOTFILESIZE | |
44 | #define CONFIG_BOOTP_BOOTPATH | |
45 | #define CONFIG_BOOTP_GATEWAY | |
46 | #define CONFIG_BOOTP_HOSTNAME | |
47 | ||
48 | /* | |
49 | * Command line configuration. | |
50 | */ | |
f7fa2f37 | 51 | #define CONFIG_CMD_NAND |
b030e731 RG |
52 | |
53 | /* | |
8850c5d5 | 54 | * define CONFIG_USB_EHCI_HCD to enable USB Hi-Speed (aka 2.0) |
b030e731 RG |
55 | * NB: in this case, USB 1.1 devices won't be recognized. |
56 | */ | |
57 | ||
f7fa2f37 BS |
58 | /* SDRAM */ |
59 | #define CONFIG_NR_DRAM_BANKS 1 | |
60 | #define CONFIG_SYS_SDRAM_BASE 0x20000000 | |
61 | #define CONFIG_SYS_SDRAM_SIZE 0x08000000 /* 128 megs */ | |
62 | ||
63 | #define CONFIG_SYS_INIT_SP_ADDR \ | |
74631b69 | 64 | (CONFIG_SYS_SDRAM_BASE + 16 * 1024 - GENERATED_GBL_DATA_SIZE) |
f7fa2f37 BS |
65 | |
66 | /* DataFlash */ | |
1d7442e6 | 67 | #ifdef CONFIG_CMD_SF |
1d7442e6 | 68 | #define CONFIG_SF_DEFAULT_SPEED 30000000 |
f7fa2f37 BS |
69 | #endif |
70 | ||
f7fa2f37 BS |
71 | /* NAND flash */ |
72 | #ifdef CONFIG_CMD_NAND | |
73 | #define CONFIG_NAND_ATMEL | |
74 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 | |
75 | #define CONFIG_SYS_NAND_BASE 0x40000000 | |
76 | #define CONFIG_SYS_NAND_DBW_8 1 | |
77 | /* our ALE is AD21 */ | |
78 | #define CONFIG_SYS_NAND_MASK_ALE (1 << 21) | |
79 | /* our CLE is AD22 */ | |
80 | #define CONFIG_SYS_NAND_MASK_CLE (1 << 22) | |
81 | #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PD4 | |
82 | #define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PD5 | |
83 | ||
df95321c WJ |
84 | /* PMECC & PMERRLOC */ |
85 | #define CONFIG_ATMEL_NAND_HWECC 1 | |
86 | #define CONFIG_ATMEL_NAND_HW_PMECC 1 | |
87 | #define CONFIG_PMECC_CAP 2 | |
88 | #define CONFIG_PMECC_SECTOR_SIZE 512 | |
df95321c | 89 | |
ce76f0aa BS |
90 | #define CONFIG_CMD_NAND_TRIMFFS |
91 | ||
f7fa2f37 BS |
92 | #define CONFIG_MTD_DEVICE |
93 | #define CONFIG_CMD_MTDPARTS | |
94 | #define CONFIG_MTD_PARTITIONS | |
95 | #define CONFIG_RBTREE | |
96 | #define CONFIG_LZO | |
f7fa2f37 BS |
97 | #define CONFIG_CMD_UBIFS |
98 | #endif | |
99 | ||
b030e731 RG |
100 | /* USB */ |
101 | #ifdef CONFIG_CMD_USB | |
8850c5d5 | 102 | #ifndef CONFIG_USB_EHCI_HCD |
dcd2f1a0 BS |
103 | #define CONFIG_USB_ATMEL |
104 | #define CONFIG_USB_ATMEL_CLK_SEL_UPLL | |
b030e731 RG |
105 | #define CONFIG_USB_OHCI_NEW |
106 | #define CONFIG_SYS_USB_OHCI_CPU_INIT | |
107 | #define CONFIG_SYS_USB_OHCI_REGS_BASE ATMEL_BASE_OHCI | |
108 | #define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9x5" | |
109 | #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 3 | |
110 | #endif | |
b030e731 RG |
111 | #endif |
112 | ||
f7fa2f37 BS |
113 | #define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */ |
114 | ||
115 | #define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE | |
116 | #define CONFIG_SYS_MEMTEST_END 0x26e00000 | |
117 | ||
118 | #ifdef CONFIG_SYS_USE_NANDFLASH | |
119 | /* bootstrap + u-boot + env + linux in nandflash */ | |
120 | #define CONFIG_ENV_IS_IN_NAND | |
74631b69 | 121 | #define CONFIG_ENV_OFFSET 0x120000 |
f7fa2f37 BS |
122 | #define CONFIG_ENV_OFFSET_REDUND 0x100000 |
123 | #define CONFIG_ENV_SIZE 0x20000 /* 1 sector = 128 kB */ | |
124 | #define CONFIG_BOOTCOMMAND "nand read " \ | |
125 | "0x22000000 0x200000 0x300000; " \ | |
126 | "bootm 0x22000000" | |
b7e3129e | 127 | #elif defined(CONFIG_SYS_USE_SPIFLASH) |
1d7442e6 BS |
128 | /* bootstrap + u-boot + env + linux in spi flash */ |
129 | #define CONFIG_ENV_IS_IN_SPI_FLASH | |
130 | #define CONFIG_ENV_OFFSET 0x5000 | |
131 | #define CONFIG_ENV_SIZE 0x3000 | |
132 | #define CONFIG_ENV_SECT_SIZE 0x1000 | |
133 | #define CONFIG_ENV_SPI_MAX_HZ 30000000 | |
134 | #define CONFIG_BOOTCOMMAND "sf probe 0; " \ | |
135 | "sf read 0x22000000 0x100000 0x300000; " \ | |
136 | "bootm 0x22000000" | |
961ffc77 BS |
137 | #elif defined(CONFIG_SYS_USE_DATAFLASH) |
138 | /* bootstrap + u-boot + env + linux in data flash */ | |
139 | #define CONFIG_ENV_IS_IN_SPI_FLASH | |
140 | #define CONFIG_ENV_OFFSET 0x4200 | |
141 | #define CONFIG_ENV_SIZE 0x4200 | |
142 | #define CONFIG_ENV_SECT_SIZE 0x210 | |
143 | #define CONFIG_ENV_SPI_MAX_HZ 30000000 | |
144 | #define CONFIG_BOOTCOMMAND "sf probe 0; " \ | |
145 | "sf read 0x22000000 0x84000 0x294000; " \ | |
146 | "bootm 0x22000000" | |
b7e3129e WJ |
147 | #else /* CONFIG_SYS_USE_MMC */ |
148 | /* bootstrap + u-boot + env + linux in mmc */ | |
26961772 | 149 | #define CONFIG_ENV_IS_IN_FAT |
26961772 WJ |
150 | #define FAT_ENV_INTERFACE "mmc" |
151 | #define FAT_ENV_FILE "uboot.env" | |
152 | #define FAT_ENV_DEVICE_AND_PART "0" | |
153 | #define CONFIG_ENV_SIZE 0x4000 | |
f7fa2f37 BS |
154 | #endif |
155 | ||
b7e3129e WJ |
156 | #ifdef CONFIG_SYS_USE_MMC |
157 | #define CONFIG_BOOTARGS "mem=128M console=ttyS0,115200 " \ | |
158 | "mtdparts=atmel_nand:" \ | |
159 | "8M(bootstrap/uboot/kernel)ro,-(rootfs) " \ | |
160 | "root=/dev/mmcblk0p2 " \ | |
161 | "rw rootfstype=ext4 rootwait" | |
162 | #else | |
0c58cfa9 BS |
163 | #define CONFIG_BOOTARGS \ |
164 | "console=ttyS0,115200 earlyprintk " \ | |
165 | "mtdparts=atmel_nand:256k(bootstrap)ro,512k(uboot)ro," \ | |
166 | "256k(env),256k(env_redundant),256k(spare)," \ | |
167 | "512k(dtb),6M(kernel)ro,-(rootfs) " \ | |
168 | "rootfstype=ubifs ubi.mtd=7 root=ubi0:rootfs rw" | |
b7e3129e | 169 | #endif |
f7fa2f37 | 170 | |
f7fa2f37 BS |
171 | #define CONFIG_SYS_CBSIZE 256 |
172 | #define CONFIG_SYS_MAXARGS 16 | |
f7fa2f37 BS |
173 | #define CONFIG_SYS_LONGHELP |
174 | #define CONFIG_CMDLINE_EDITING | |
175 | #define CONFIG_AUTO_COMPLETE | |
f7fa2f37 BS |
176 | |
177 | /* | |
178 | * Size of malloc() pool | |
179 | */ | |
180 | #define CONFIG_SYS_MALLOC_LEN (512 * 1024 + 0x1000) | |
181 | ||
d85e8914 BS |
182 | /* SPL */ |
183 | #define CONFIG_SPL_FRAMEWORK | |
184 | #define CONFIG_SPL_TEXT_BASE 0x300000 | |
185 | #define CONFIG_SPL_MAX_SIZE 0x6000 | |
186 | #define CONFIG_SPL_STACK 0x308000 | |
187 | ||
188 | #define CONFIG_SPL_BSS_START_ADDR 0x20000000 | |
189 | #define CONFIG_SPL_BSS_MAX_SIZE 0x80000 | |
190 | #define CONFIG_SYS_SPL_MALLOC_START 0x20080000 | |
191 | #define CONFIG_SYS_SPL_MALLOC_SIZE 0x80000 | |
192 | ||
d85e8914 BS |
193 | #define CONFIG_SYS_MONITOR_LEN (512 << 10) |
194 | ||
195 | #define CONFIG_SYS_MASTER_CLOCK 132096000 | |
196 | #define CONFIG_SYS_AT91_PLLA 0x20c73f03 | |
197 | #define CONFIG_SYS_MCKR 0x1301 | |
198 | #define CONFIG_SYS_MCKR_CSS 0x1302 | |
199 | ||
d85e8914 BS |
200 | #ifdef CONFIG_SYS_USE_MMC |
201 | #define CONFIG_SPL_LDSCRIPT arch/arm/mach-at91/arm926ejs/u-boot-spl.lds | |
d85e8914 BS |
202 | #define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1 |
203 | #define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img" | |
d85e8914 BS |
204 | |
205 | #elif CONFIG_SYS_USE_NANDFLASH | |
d85e8914 BS |
206 | #define CONFIG_SPL_NAND_DRIVERS |
207 | #define CONFIG_SPL_NAND_BASE | |
208 | #define CONFIG_SYS_NAND_U_BOOT_OFFS 0x40000 | |
209 | #define CONFIG_SYS_NAND_5_ADDR_CYCLE | |
210 | #define CONFIG_SYS_NAND_PAGE_SIZE 0x800 | |
211 | #define CONFIG_SYS_NAND_PAGE_COUNT 64 | |
212 | #define CONFIG_SYS_NAND_OOBSIZE 64 | |
213 | #define CONFIG_SYS_NAND_BLOCK_SIZE 0x20000 | |
214 | #define CONFIG_SYS_NAND_BAD_BLOCK_POS 0x0 | |
215 | #define CONFIG_SPL_GENERATE_ATMEL_PMECC_HEADER | |
216 | ||
217 | #elif CONFIG_SYS_USE_SPIFLASH | |
d85e8914 BS |
218 | #define CONFIG_SPL_SPI_LOAD |
219 | #define CONFIG_SYS_SPI_U_BOOT_OFFS 0x8400 | |
220 | ||
221 | #endif | |
222 | ||
f7fa2f37 | 223 | #endif |