]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/atngw100.h
config: remove platform CONFIG_SYS_HZ definition part 2/2
[people/ms/u-boot.git] / include / configs / atngw100.h
CommitLineData
6b443944
HS
1/*
2 * Copyright (C) 2006 Atmel Corporation
3 *
4 * Configuration settings for the AVR32 Network Gateway
5 *
1a459660 6 * SPDX-License-Identifier: GPL-2.0+
6b443944
HS
7 */
8#ifndef __CONFIG_H
9#define __CONFIG_H
10
5d73bc7a 11#include <asm/arch/hardware.h>
a23e277c 12
b78431a4
AB
13#define CONFIG_AVR32
14#define CONFIG_AT32AP
15#define CONFIG_AT32AP7000
16#define CONFIG_ATNGW100
6b443944 17
6b443944
HS
18/*
19 * Set up the PLL to run at 140 MHz, the CPU to run at the PLL
20 * frequency, the HSB and PBB busses to run at 1/2 the PLL frequency
21 * and the PBA bus to run at 1/4 the PLL frequency.
22 */
b78431a4
AB
23#define CONFIG_PLL
24#define CONFIG_SYS_POWER_MANAGER
6d0f6bcf
JCPV
25#define CONFIG_SYS_OSC0_HZ 20000000
26#define CONFIG_SYS_PLL0_DIV 1
27#define CONFIG_SYS_PLL0_MUL 7
28#define CONFIG_SYS_PLL0_SUPPRESS_CYCLES 16
29#define CONFIG_SYS_CLKDIV_CPU 0
30#define CONFIG_SYS_CLKDIV_HSB 1
31#define CONFIG_SYS_CLKDIV_PBA 2
32#define CONFIG_SYS_CLKDIV_PBB 1
6b443944 33
1f36f73f
HS
34/* Reserve VM regions for SDRAM and NOR flash */
35#define CONFIG_SYS_NR_VM_REGIONS 2
36
6b443944
HS
37/*
38 * The PLLOPT register controls the PLL like this:
39 * icp = PLLOPT<2>
40 * ivco = PLLOPT<1:0>
41 *
42 * We want icp=1 (default) and ivco=0 (80-160 MHz) or ivco=2 (150-240MHz).
43 */
6d0f6bcf 44#define CONFIG_SYS_PLL0_OPT 0x04
6b443944 45
f4278b71
AB
46#define CONFIG_USART_BASE ATMEL_BASE_USART1
47#define CONFIG_USART_ID 1
6b443944 48/* User serviceable stuff */
b78431a4 49#define CONFIG_DOS_PARTITION
6b443944 50
b78431a4
AB
51#define CONFIG_CMDLINE_TAG
52#define CONFIG_SETUP_MEMORY_TAGS
53#define CONFIG_INITRD_TAG
6b443944
HS
54
55#define CONFIG_STACKSIZE (2048)
56
57#define CONFIG_BAUDRATE 115200
58#define CONFIG_BOOTARGS \
59 "console=ttyS0 root=/dev/mtdblock1 rootfstype=jffs2"
60#define CONFIG_BOOTCOMMAND \
61 "fsload; bootm"
62
63/*
64 * Only interrupt autoboot if <space> is pressed. Otherwise, garbage
65 * data on the serial line may interrupt the boot sequence.
66 */
67#define CONFIG_BOOTDELAY 1
b78431a4
AB
68#define CONFIG_AUTOBOOT
69#define CONFIG_AUTOBOOT_KEYED
c37207d7
WD
70#define CONFIG_AUTOBOOT_PROMPT \
71 "Press SPACE to abort autoboot in %d seconds\n", bootdelay
6b443944
HS
72#define CONFIG_AUTOBOOT_DELAY_STR "d"
73#define CONFIG_AUTOBOOT_STOP_STR " "
74
75/*
76 * After booting the board for the first time, new ethernet addresses
77 * should be generated and assigned to the environment variables
78 * "ethaddr" and "eth1addr". This is normally done during production.
79 */
b78431a4 80#define CONFIG_OVERWRITE_ETHADDR_ONCE
6b443944
HS
81
82/*
83 * BOOTP/DHCP options
84 */
85#define CONFIG_BOOTP_SUBNETMASK
86#define CONFIG_BOOTP_GATEWAY
87
6b443944
HS
88/*
89 * Command line configuration.
90 */
91#include <config_cmd_default.h>
92
93#define CONFIG_CMD_ASKENV
94#define CONFIG_CMD_DHCP
95#define CONFIG_CMD_EXT2
96#define CONFIG_CMD_FAT
97#define CONFIG_CMD_JFFS2
98#define CONFIG_CMD_MMC
5f723a3b
HS
99#define CONFIG_CMD_SF
100#define CONFIG_CMD_SPI
55ac7a74 101
6b443944
HS
102#undef CONFIG_CMD_FPGA
103#undef CONFIG_CMD_SETGETDCR
74de7aef 104#undef CONFIG_CMD_SOURCE
55ac7a74 105#undef CONFIG_CMD_XIMG
6b443944 106
b78431a4
AB
107#define CONFIG_ATMEL_USART
108#define CONFIG_MACB
109#define CONFIG_PORTMUX_PIO
6d0f6bcf 110#define CONFIG_SYS_NR_PIOS 5
b78431a4
AB
111#define CONFIG_SYS_HSDRAMC
112#define CONFIG_MMC
72fa4679
SS
113#define CONFIG_GENERIC_ATMEL_MCI
114#define CONFIG_GENERIC_MMC
b78431a4 115#define CONFIG_ATMEL_SPI
5f723a3b 116
b78431a4
AB
117#define CONFIG_SPI_FLASH
118#define CONFIG_SPI_FLASH_ATMEL
6b443944 119
6d0f6bcf
JCPV
120#define CONFIG_SYS_DCACHE_LINESZ 32
121#define CONFIG_SYS_ICACHE_LINESZ 32
6b443944
HS
122
123#define CONFIG_NR_DRAM_BANKS 1
124
b78431a4
AB
125#define CONFIG_SYS_FLASH_CFI
126#define CONFIG_FLASH_CFI_DRIVER
6b443944 127
6d0f6bcf
JCPV
128#define CONFIG_SYS_FLASH_BASE 0x00000000
129#define CONFIG_SYS_FLASH_SIZE 0x800000
130#define CONFIG_SYS_MAX_FLASH_BANKS 1
131#define CONFIG_SYS_MAX_FLASH_SECT 135
6b443944 132
6d0f6bcf 133#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
da484372 134#define CONFIG_SYS_TEXT_BASE 0x00000000
6b443944 135
6d0f6bcf
JCPV
136#define CONFIG_SYS_INTRAM_BASE INTERNAL_SRAM_BASE
137#define CONFIG_SYS_INTRAM_SIZE INTERNAL_SRAM_SIZE
138#define CONFIG_SYS_SDRAM_BASE EBI_SDRAM_BASE
6b443944 139
b78431a4 140#define CONFIG_ENV_IS_IN_FLASH
0e8d1586 141#define CONFIG_ENV_SIZE 65536
6d0f6bcf 142#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_FLASH_SIZE - CONFIG_ENV_SIZE)
6b443944 143
6d0f6bcf 144#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INTRAM_BASE + CONFIG_SYS_INTRAM_SIZE)
6b443944 145
6d0f6bcf
JCPV
146#define CONFIG_SYS_MALLOC_LEN (256*1024)
147#define CONFIG_SYS_DMA_ALLOC_LEN (16384)
6b443944
HS
148
149/* Allow 4MB for the kernel run-time image */
6d0f6bcf
JCPV
150#define CONFIG_SYS_LOAD_ADDR (EBI_SDRAM_BASE + 0x00400000)
151#define CONFIG_SYS_BOOTPARAMS_LEN (16 * 1024)
6b443944
HS
152
153/* Other configuration settings that shouldn't have to change all that often */
6d0f6bcf
JCPV
154#define CONFIG_SYS_PROMPT "U-Boot> "
155#define CONFIG_SYS_CBSIZE 256
156#define CONFIG_SYS_MAXARGS 16
157#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
b78431a4 158#define CONFIG_SYS_LONGHELP
6b443944 159
6d0f6bcf
JCPV
160#define CONFIG_SYS_MEMTEST_START EBI_SDRAM_BASE
161#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x1f00000)
2bcacc2d 162
6d0f6bcf 163#define CONFIG_SYS_BAUDRATE_TABLE { 115200, 38400, 19200, 9600, 2400 }
6b443944
HS
164
165#endif /* __CONFIG_H */