]>
Commit | Line | Data |
---|---|---|
6ccec449 WD |
1 | /* |
2 | * Copyright (C) 2005-2006 Atmel Corporation | |
3 | * | |
4 | * Configuration settings for the ATSTK1002 CPU daughterboard | |
5 | * | |
6 | * See file CREDITS for list of people who contributed to this | |
7 | * project. | |
8 | * | |
9 | * This program is free software; you can redistribute it and/or | |
10 | * modify it under the terms of the GNU General Public License as | |
11 | * published by the Free Software Foundation; either version 2 of | |
12 | * the License, or (at your option) any later version. | |
13 | * | |
14 | * This program is distributed in the hope that it will be useful, | |
15 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
16 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
17 | * GNU General Public License for more details. | |
18 | * | |
19 | * You should have received a copy of the GNU General Public License | |
20 | * along with this program; if not, write to the Free Software | |
21 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
22 | * MA 02111-1307 USA | |
23 | */ | |
24 | #ifndef __CONFIG_H | |
25 | #define __CONFIG_H | |
26 | ||
5d73bc7a | 27 | #include <asm/arch/hardware.h> |
a23e277c | 28 | |
6ccec449 WD |
29 | #define CONFIG_AVR32 1 |
30 | #define CONFIG_AT32AP 1 | |
31 | #define CONFIG_AT32AP7000 1 | |
32 | #define CONFIG_ATSTK1002 1 | |
33 | #define CONFIG_ATSTK1000 1 | |
34 | ||
35 | #define CONFIG_ATSTK1000_EXT_FLASH 1 | |
36 | ||
37 | /* | |
38 | * Timer clock frequency. We're using the CPU-internal COUNT register | |
39 | * for this, so this is equivalent to the CPU core clock frequency | |
40 | */ | |
6d0f6bcf | 41 | #define CONFIG_SYS_HZ 1000 |
6ccec449 WD |
42 | |
43 | /* | |
a4f3aab6 EA |
44 | * Set up the PLL to run at 140 MHz, the CPU to run at the PLL |
45 | * frequency, the HSB and PBB at 1/2, and the PBA to run at 1/4 the | |
46 | * PLL frequency. | |
6d0f6bcf | 47 | * (CONFIG_SYS_OSC0_HZ * CONFIG_SYS_PLL0_MUL) / CONFIG_SYS_PLL0_DIV = PLL MHz |
6ccec449 WD |
48 | */ |
49 | #define CONFIG_PLL 1 | |
6d0f6bcf JCPV |
50 | #define CONFIG_SYS_POWER_MANAGER 1 |
51 | #define CONFIG_SYS_OSC0_HZ 20000000 | |
52 | #define CONFIG_SYS_PLL0_DIV 1 | |
53 | #define CONFIG_SYS_PLL0_MUL 7 | |
54 | #define CONFIG_SYS_PLL0_SUPPRESS_CYCLES 16 | |
a4f3aab6 EA |
55 | /* |
56 | * Set the CPU running at: | |
6d0f6bcf | 57 | * PLL / (2^CONFIG_SYS_CLKDIV_CPU) = CPU MHz |
a4f3aab6 | 58 | */ |
6d0f6bcf | 59 | #define CONFIG_SYS_CLKDIV_CPU 0 |
a4f3aab6 EA |
60 | /* |
61 | * Set the HSB running at: | |
6d0f6bcf | 62 | * PLL / (2^CONFIG_SYS_CLKDIV_HSB) = HSB MHz |
a4f3aab6 | 63 | */ |
6d0f6bcf | 64 | #define CONFIG_SYS_CLKDIV_HSB 1 |
a4f3aab6 EA |
65 | /* |
66 | * Set the PBA running at: | |
6d0f6bcf | 67 | * PLL / (2^CONFIG_SYS_CLKDIV_PBA) = PBA MHz |
a4f3aab6 | 68 | */ |
6d0f6bcf | 69 | #define CONFIG_SYS_CLKDIV_PBA 2 |
a4f3aab6 EA |
70 | /* |
71 | * Set the PBB running at: | |
6d0f6bcf | 72 | * PLL / (2^CONFIG_SYS_CLKDIV_PBB) = PBB MHz |
a4f3aab6 | 73 | */ |
6d0f6bcf | 74 | #define CONFIG_SYS_CLKDIV_PBB 1 |
6ccec449 | 75 | |
1f36f73f HS |
76 | /* Reserve VM regions for SDRAM and NOR flash */ |
77 | #define CONFIG_SYS_NR_VM_REGIONS 2 | |
78 | ||
6ccec449 WD |
79 | /* |
80 | * The PLLOPT register controls the PLL like this: | |
81 | * icp = PLLOPT<2> | |
82 | * ivco = PLLOPT<1:0> | |
83 | * | |
84 | * We want icp=1 (default) and ivco=0 (80-160 MHz) or ivco=2 (150-240MHz). | |
85 | */ | |
6d0f6bcf | 86 | #define CONFIG_SYS_PLL0_OPT 0x04 |
6ccec449 | 87 | |
df548d3c HS |
88 | #undef CONFIG_USART0 |
89 | #define CONFIG_USART1 1 | |
90 | #undef CONFIG_USART2 | |
91 | #undef CONFIG_USART3 | |
6ccec449 WD |
92 | |
93 | /* User serviceable stuff */ | |
8e687518 HS |
94 | #define CONFIG_DOS_PARTITION 1 |
95 | ||
6ccec449 WD |
96 | #define CONFIG_CMDLINE_TAG 1 |
97 | #define CONFIG_SETUP_MEMORY_TAGS 1 | |
98 | #define CONFIG_INITRD_TAG 1 | |
99 | ||
100 | #define CONFIG_STACKSIZE (2048) | |
101 | ||
102 | #define CONFIG_BAUDRATE 115200 | |
103 | #define CONFIG_BOOTARGS \ | |
e80e585b | 104 | "console=ttyS0 root=/dev/mmcblk0p1 fbmem=600k rootwait=1" |
1b804b22 HS |
105 | |
106 | #define CONFIG_BOOTCOMMAND \ | |
107 | "fsload; bootm $(fileaddr)" | |
108 | ||
109 | /* | |
110 | * Only interrupt autoboot if <space> is pressed. Otherwise, garbage | |
111 | * data on the serial line may interrupt the boot sequence. | |
112 | */ | |
696dd130 | 113 | #define CONFIG_BOOTDELAY 1 |
1b804b22 HS |
114 | #define CONFIG_AUTOBOOT 1 |
115 | #define CONFIG_AUTOBOOT_KEYED 1 | |
c37207d7 WD |
116 | #define CONFIG_AUTOBOOT_PROMPT \ |
117 | "Press SPACE to abort autoboot in %d seconds\n", bootdelay | |
1b804b22 HS |
118 | #define CONFIG_AUTOBOOT_DELAY_STR "d" |
119 | #define CONFIG_AUTOBOOT_STOP_STR " " | |
6ccec449 | 120 | |
9a24f477 | 121 | /* |
8b6684a6 HS |
122 | * After booting the board for the first time, new ethernet addresses |
123 | * should be generated and assigned to the environment variables | |
124 | * "ethaddr" and "eth1addr". This is normally done during production. | |
9a24f477 | 125 | */ |
9a24f477 HS |
126 | #define CONFIG_OVERWRITE_ETHADDR_ONCE 1 |
127 | #define CONFIG_NET_MULTI 1 | |
128 | ||
2fd90ce5 JL |
129 | /* |
130 | * BOOTP options | |
131 | */ | |
132 | #define CONFIG_BOOTP_SUBNETMASK | |
133 | #define CONFIG_BOOTP_GATEWAY | |
134 | ||
6ccec449 | 135 | |
0b361c91 JL |
136 | /* |
137 | * Command line configuration. | |
138 | */ | |
139 | #include <config_cmd_default.h> | |
140 | ||
141 | #define CONFIG_CMD_ASKENV | |
142 | #define CONFIG_CMD_DHCP | |
143 | #define CONFIG_CMD_EXT2 | |
144 | #define CONFIG_CMD_FAT | |
145 | #define CONFIG_CMD_JFFS2 | |
146 | #define CONFIG_CMD_MMC | |
0b361c91 | 147 | |
55ac7a74 | 148 | #undef CONFIG_CMD_FPGA |
0b361c91 | 149 | #undef CONFIG_CMD_SETGETDCR |
74de7aef | 150 | #undef CONFIG_CMD_SOURCE |
0b361c91 JL |
151 | #undef CONFIG_CMD_XIMG |
152 | ||
6ccec449 | 153 | #define CONFIG_ATMEL_USART 1 |
9a24f477 | 154 | #define CONFIG_MACB 1 |
ab0df36f | 155 | #define CONFIG_PORTMUX_PIO 1 |
6d0f6bcf JCPV |
156 | #define CONFIG_SYS_NR_PIOS 5 |
157 | #define CONFIG_SYS_HSDRAMC 1 | |
8e687518 | 158 | #define CONFIG_MMC 1 |
d2d54ea4 | 159 | #define CONFIG_ATMEL_MCI 1 |
6ccec449 | 160 | |
6d0f6bcf JCPV |
161 | #define CONFIG_SYS_DCACHE_LINESZ 32 |
162 | #define CONFIG_SYS_ICACHE_LINESZ 32 | |
6ccec449 WD |
163 | |
164 | #define CONFIG_NR_DRAM_BANKS 1 | |
165 | ||
166 | /* External flash on STK1000 */ | |
167 | #if 0 | |
6d0f6bcf | 168 | #define CONFIG_SYS_FLASH_CFI 1 |
00b1883a | 169 | #define CONFIG_FLASH_CFI_DRIVER 1 |
6ccec449 WD |
170 | #endif |
171 | ||
6d0f6bcf JCPV |
172 | #define CONFIG_SYS_FLASH_BASE 0x00000000 |
173 | #define CONFIG_SYS_FLASH_SIZE 0x800000 | |
174 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 | |
175 | #define CONFIG_SYS_MAX_FLASH_SECT 135 | |
6ccec449 | 176 | |
6d0f6bcf | 177 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE |
6ccec449 | 178 | |
6d0f6bcf JCPV |
179 | #define CONFIG_SYS_INTRAM_BASE INTERNAL_SRAM_BASE |
180 | #define CONFIG_SYS_INTRAM_SIZE INTERNAL_SRAM_SIZE | |
181 | #define CONFIG_SYS_SDRAM_BASE EBI_SDRAM_BASE | |
6ccec449 | 182 | |
5a1aceb0 | 183 | #define CONFIG_ENV_IS_IN_FLASH 1 |
0e8d1586 | 184 | #define CONFIG_ENV_SIZE 65536 |
6d0f6bcf | 185 | #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_FLASH_SIZE - CONFIG_ENV_SIZE) |
6ccec449 | 186 | |
6d0f6bcf | 187 | #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INTRAM_BASE + CONFIG_SYS_INTRAM_SIZE) |
6ccec449 | 188 | |
6d0f6bcf JCPV |
189 | #define CONFIG_SYS_MALLOC_LEN (256*1024) |
190 | #define CONFIG_SYS_DMA_ALLOC_LEN (16384) | |
1f4f2121 | 191 | |
8269ab53 | 192 | /* Allow 4MB for the kernel run-time image */ |
6d0f6bcf JCPV |
193 | #define CONFIG_SYS_LOAD_ADDR (EBI_SDRAM_BASE + 0x00400000) |
194 | #define CONFIG_SYS_BOOTPARAMS_LEN (16 * 1024) | |
6ccec449 WD |
195 | |
196 | /* Other configuration settings that shouldn't have to change all that often */ | |
6d0f6bcf JCPV |
197 | #define CONFIG_SYS_PROMPT "U-Boot> " |
198 | #define CONFIG_SYS_CBSIZE 256 | |
199 | #define CONFIG_SYS_MAXARGS 16 | |
200 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16) | |
201 | #define CONFIG_SYS_LONGHELP 1 | |
202 | ||
203 | #define CONFIG_SYS_MEMTEST_START EBI_SDRAM_BASE | |
204 | #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x700000) | |
205 | #define CONFIG_SYS_BAUDRATE_TABLE { 115200, 38400, 19200, 9600, 2400 } | |
6ccec449 WD |
206 | |
207 | #endif /* __CONFIG_H */ |