[people/ms/u-boot.git] / include / configs / devkit8000.h

/*
 * (C) Copyright 2006-2008
 * Texas Instruments.
 * Richard Woodruff <r-woodruff2@ti.com>
 * Syed Mohammed Khasim <x0khasim@ti.com>
 *
 * (C) Copyright 2009
 * Frederik Kriewitz <frederik@kriewitz.eu>
 *
 * Configuration settings for the DevKit8000 board.
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

#ifndef __CONFIG_H
#define __CONFIG_H

/* High Level Configuration Options */
#define CONFIG_MACH_TYPE	MACH_TYPE_DEVKIT8000

/*
 * 1MB into the SDRAM to allow for SPL's bss at the beginning of SDRAM
 * 64 bytes before this address should be set aside for u-boot.img's
 * header. That is 0x800FFFC0--0x80100000 should not be used for any
 * other needs.
 */
#define CONFIG_SYS_TEXT_BASE	0x80100000

#define CONFIG_SPL_BSS_START_ADDR       0x80000500 /* leave space for bootargs*/
#define CONFIG_SPL_BSS_MAX_SIZE		0x80000

#define CONFIG_SYS_SPL_MALLOC_START	0x80208000
#define CONFIG_SYS_SPL_MALLOC_SIZE	0x100000	/* 1 MB */

#define CONFIG_NAND

/*  Physical Memory Map  */
#define CONFIG_NR_DRAM_BANKS		2 /* CS1 may or may not be populated */

#include <configs/ti_omap3_common.h>

#define CONFIG_MISC_INIT_R

#define CONFIG_REVISION_TAG		1

/* Size of malloc() pool */
#define CONFIG_ENV_SIZE			(128 << 10)	/* 128 KiB */
						/* Sector */
#undef CONFIG_SYS_MALLOC_LEN
#define CONFIG_SYS_MALLOC_LEN		(CONFIG_ENV_SIZE + (128 << 10))

/* Hardware drivers */
/* DM9000 */
#define CONFIG_NET_RETRY_COUNT		20
#define	CONFIG_DRIVER_DM9000		1
#define	CONFIG_DM9000_BASE		0x2c000000
#define	DM9000_IO			CONFIG_DM9000_BASE
#define	DM9000_DATA			(CONFIG_DM9000_BASE + 0x400)
#define	CONFIG_DM9000_USE_16BIT		1
#define CONFIG_DM9000_NO_SROM		1
#undef	CONFIG_DM9000_DEBUG

/* SPI */
#undef CONFIG_SPI
#undef CONFIG_OMAP3_SPI

/* I2C */
#undef CONFIG_SYS_I2C_OMAP24XX
#define CONFIG_SYS_I2C_OMAP34XX

/* TWL4030 */
#define CONFIG_TWL4030_LED		1

/* Board NAND Info */
#define MTDIDS_DEFAULT			"nand0=nand"
#define MTDPARTS_DEFAULT		"mtdparts=nand:" \
						"512k(x-loader)," \
						"1920k(u-boot)," \
						"128k(u-boot-env)," \
						"4m(kernel)," \
						"-(fs)"

#define CONFIG_SYS_NAND_ADDR		NAND_BASE	/* physical address */
							/* to access nand */
#define CONFIG_JFFS2_NAND
/* nand device jffs2 lives on */
#define CONFIG_JFFS2_DEV		"nand0"
/* start of jffs2 partition */
#define CONFIG_JFFS2_PART_OFFSET	0x680000
#define CONFIG_JFFS2_PART_SIZE		0xf980000	/* size of jffs2 */
							/* partition */

/* commands to include */
#define CONFIG_CMD_NAND_LOCK_UNLOCK	/* nand (un)lock commands	*/

#undef CONFIG_SUPPORT_RAW_INITRD

/* BOOTP/DHCP options */
#define CONFIG_BOOTP_SUBNETMASK
#define CONFIG_BOOTP_GATEWAY
#define CONFIG_BOOTP_HOSTNAME
#define CONFIG_BOOTP_NISDOMAIN
#define CONFIG_BOOTP_BOOTPATH
#define CONFIG_BOOTP_BOOTFILESIZE
#define CONFIG_BOOTP_DNS
#define CONFIG_BOOTP_DNS2
#define CONFIG_BOOTP_SEND_HOSTNAME
#define CONFIG_BOOTP_NTPSERVER
#define CONFIG_BOOTP_TIMEOFFSET
#undef CONFIG_BOOTP_VENDOREX

/* Environment information */
#define CONFIG_EXTRA_ENV_SETTINGS \
	"loadaddr=0x82000000\0" \
	"console=ttyO2,115200n8\0" \
	"mmcdev=0\0" \
	"vram=12M\0" \
	"dvimode=1024x768MR-16@60\0" \
	"defaultdisplay=dvi\0" \
	"nfsopts=hard,tcp,rsize=65536,wsize=65536\0" \
	"kernelopts=rw\0" \
	"commonargs=" \
		"setenv bootargs console=${console} " \
		"vram=${vram} " \
		"omapfb.mode=dvi:${dvimode} " \
		"omapdss.def_disp=${defaultdisplay}\0" \
	"mmcargs=" \
		"run commonargs; " \
		"setenv bootargs ${bootargs} " \
		"root=/dev/mmcblk0p2 " \
		"rootwait " \
		"${kernelopts}\0" \
	"nandargs=" \
		"run commonargs; " \
		"setenv bootargs ${bootargs} " \
		"omapfb.mode=dvi:${dvimode} " \
		"omapdss.def_disp=${defaultdisplay} " \
		"root=/dev/mtdblock4 " \
		"rootfstype=jffs2 " \
		"${kernelopts}\0" \
	"netargs=" \
		"run commonargs; " \
		"setenv bootargs ${bootargs} " \
		"root=/dev/nfs " \
		"nfsroot=${serverip}:${rootpath},${nfsopts} " \
		"ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off " \
		"${kernelopts} " \
		"dnsip1=${dnsip} " \
		"dnsip2=${dnsip2}\0" \
	"loadbootscript=fatload mmc ${mmcdev} ${loadaddr} boot.scr\0" \
	"bootscript=echo Running bootscript from mmc ...; " \
		"source ${loadaddr}\0" \
	"loaduimage=fatload mmc ${mmcdev} ${loadaddr} uImage\0" \
	"eraseenv=nand unlock 0x260000 0x20000; nand erase 0x260000 0x20000\0" \
	"mmcboot=echo Booting from mmc ...; " \
		"run mmcargs; " \
		"bootm ${loadaddr}\0" \
	"nandboot=echo Booting from nand ...; " \
		"run nandargs; " \
		"nand read ${loadaddr} 280000 400000; " \
		"bootm ${loadaddr}\0" \
	"netboot=echo Booting from network ...; " \
		"dhcp ${loadaddr}; " \
		"run netargs; " \
		"bootm ${loadaddr}\0" \
	"autoboot=mmc dev ${mmcdev}; if mmc rescan; then " \
			"if run loadbootscript; then " \
				"run bootscript; " \
			"else " \
				"if run loaduimage; then " \
					"run mmcboot; " \
				"else run nandboot; " \
				"fi; " \
			"fi; " \
		"else run nandboot; fi\0"

#define CONFIG_BOOTCOMMAND "run autoboot"

/* Boot Argument Buffer Size */
#define CONFIG_SYS_MEMTEST_START	(OMAP34XX_SDRC_CS0 + 0x07000000)
#define CONFIG_SYS_MEMTEST_END		(CONFIG_SYS_MEMTEST_START + \
					0x01000000) /* 16MB */

/* NAND and environment organization  */
#define CONFIG_ENV_IS_IN_NAND		1
#define SMNAND_ENV_OFFSET		0x260000 /* environment starts here */

#define CONFIG_ENV_OFFSET		SMNAND_ENV_OFFSET

/* SRAM config */
#define CONFIG_SYS_SRAM_START              0x40200000
#define CONFIG_SYS_SRAM_SIZE               0x10000

/* Defines for SPL */

#undef CONFIG_SPL_TEXT_BASE
#define CONFIG_SPL_TEXT_BASE		0x40200000 /*CONFIG_SYS_SRAM_START*/

/* NAND boot config */
#define CONFIG_SYS_NAND_BUSWIDTH_16BIT
#define CONFIG_SYS_NAND_5_ADDR_CYCLE
#define CONFIG_SYS_NAND_PAGE_COUNT	64
#define CONFIG_SYS_NAND_PAGE_SIZE	2048
#define CONFIG_SYS_NAND_OOBSIZE		64
#define CONFIG_SYS_NAND_BLOCK_SIZE	(128*1024)
#define CONFIG_SYS_NAND_BAD_BLOCK_POS	0
#define CONFIG_SYS_NAND_ECCPOS		{2, 3, 4, 5, 6, 7, 8, 9,\
						10, 11, 12, 13}

#define CONFIG_SYS_NAND_ECCSIZE		512
#define CONFIG_SYS_NAND_ECCBYTES	3
#define CONFIG_NAND_OMAP_ECCSCHEME	OMAP_ECC_HAM1_CODE_HW

#define CONFIG_SYS_NAND_U_BOOT_OFFS	0x80000
#define CONFIG_SYS_NAND_U_BOOT_SIZE	0x200000

/* SPL OS boot options */
#define CONFIG_CMD_SPL_WRITE_SIZE       0x400 /* 1024 byte */
#define CONFIG_CMD_SPL_NAND_OFS (CONFIG_SYS_NAND_SPL_KERNEL_OFFS+\
					0x400000)
#define CONFIG_SYS_NAND_SPL_KERNEL_OFFS 0x280000

#undef CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR
#undef CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR
#undef CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS
#define CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR	0x500 /* address 0xa0000 */
#define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR	0x8   /* address 0x1000 */
#define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS	8     /* 4KB */

#undef CONFIG_SYS_SPL_ARGS_ADDR
#define CONFIG_SYS_SPL_ARGS_ADDR        (PHYS_SDRAM_1 + 0x100)

#endif /* __CONFIG_H */
Commit	Line	Data
c35d7cf0 FK	1	/*
	2	* (C) Copyright 2006-2008
	3	* Texas Instruments.
	4	* Richard Woodruff <r-woodruff2@ti.com>
	5	* Syed Mohammed Khasim <x0khasim@ti.com>
	6	*
	7	* (C) Copyright 2009
	8	* Frederik Kriewitz <frederik@kriewitz.eu>
	9	*
	10	* Configuration settings for the DevKit8000 board.
	11	*
3765b3e7	12	* SPDX-License-Identifier: GPL-2.0+
c35d7cf0 FK	13	*/
	14
	15	#ifndef __CONFIG_H
	16	#define __CONFIG_H
c35d7cf0 FK	17
c35d7cf0 FK	18	/* High Level Configuration Options */
2d52a9a3	19	#define CONFIG_MACH_TYPE MACH_TYPE_DEVKIT8000
308252ad	20
5183b7ec SS	21	/*
	22	* 1MB into the SDRAM to allow for SPL's bss at the beginning of SDRAM
	23	* 64 bytes before this address should be set aside for u-boot.img's
	24	* header. That is 0x800FFFC0--0x80100000 should not be used for any
	25	* other needs.
	26	*/
	27	#define CONFIG_SYS_TEXT_BASE 0x80100000
66fca016	28
875e4154 AB	29	#define CONFIG_SPL_BSS_START_ADDR 0x80000500 /* leave space for bootargs*/
	30	#define CONFIG_SPL_BSS_MAX_SIZE 0x80000
	31
	32	#define CONFIG_SYS_SPL_MALLOC_START 0x80208000
	33	#define CONFIG_SYS_SPL_MALLOC_SIZE 0x100000 /* 1 MB */
cae377b5	34
875e4154	35	#define CONFIG_NAND
875e4154 AB	36
	37	/* Physical Memory Map */
	38	#define CONFIG_NR_DRAM_BANKS 2 /* CS1 may or may not be populated */
875e4154	39
a91ef4ad	40	#include <configs/ti_omap3_common.h>
875e4154	41
c35d7cf0 FK	42	#define CONFIG_MISC_INIT_R
c35d7cf0 FK	43
c35d7cf0 FK	44	#define CONFIG_REVISION_TAG 1
	45
	46	/* Size of malloc() pool */
9c44ddcc	47	#define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */
c35d7cf0	48	/* Sector */
875e4154	49	#undef CONFIG_SYS_MALLOC_LEN
9c44ddcc	50	#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (128 << 10))
c35d7cf0 FK	51
c35d7cf0 FK	52	/* Hardware drivers */
c35d7cf0	53	/* DM9000 */
c35d7cf0 FK	54	#define CONFIG_NET_RETRY_COUNT 20
	55	#define CONFIG_DRIVER_DM9000 1
	56	#define CONFIG_DM9000_BASE 0x2c000000
	57	#define DM9000_IO CONFIG_DM9000_BASE
	58	#define DM9000_DATA (CONFIG_DM9000_BASE + 0x400)
	59	#define CONFIG_DM9000_USE_16BIT 1
	60	#define CONFIG_DM9000_NO_SROM 1
	61	#undef CONFIG_DM9000_DEBUG
	62
875e4154 AB	63	/* SPI */
	64	#undef CONFIG_SPI
	65	#undef CONFIG_OMAP3_SPI
c35d7cf0 FK	66
c35d7cf0 FK	67	/* I2C */
875e4154	68	#undef CONFIG_SYS_I2C_OMAP24XX
6789e84e	69	#define CONFIG_SYS_I2C_OMAP34XX
c35d7cf0 FK	70
c35d7cf0 FK	71	/* TWL4030 */
c35d7cf0 FK	72	#define CONFIG_TWL4030_LED 1
	73
	74	/* Board NAND Info */
c35d7cf0 FK	75	#define MTDIDS_DEFAULT "nand0=nand"
	76	#define MTDPARTS_DEFAULT "mtdparts=nand:" \
	77	"512k(x-loader)," \
	78	"1920k(u-boot)," \
	79	"128k(u-boot-env)," \
	80	"4m(kernel)," \
	81	"-(fs)"
	82
c35d7cf0 FK	83	#define CONFIG_SYS_NAND_ADDR NAND_BASE /* physical address */
c35d7cf0 FK	84	/* to access nand */
c35d7cf0 FK	85	#define CONFIG_JFFS2_NAND
	86	/* nand device jffs2 lives on */
	87	#define CONFIG_JFFS2_DEV "nand0"
	88	/* start of jffs2 partition */
	89	#define CONFIG_JFFS2_PART_OFFSET 0x680000
	90	#define CONFIG_JFFS2_PART_SIZE 0xf980000 /* size of jffs2 */
	91	/* partition */
	92
	93	/* commands to include */
c35d7cf0 FK	94	#define CONFIG_CMD_NAND_LOCK_UNLOCK /* nand (un)lock commands */
c35d7cf0 FK	95
875e4154	96	#undef CONFIG_SUPPORT_RAW_INITRD
c35d7cf0 FK	97
	98	/* BOOTP/DHCP options */
	99	#define CONFIG_BOOTP_SUBNETMASK
	100	#define CONFIG_BOOTP_GATEWAY
	101	#define CONFIG_BOOTP_HOSTNAME
	102	#define CONFIG_BOOTP_NISDOMAIN
	103	#define CONFIG_BOOTP_BOOTPATH
	104	#define CONFIG_BOOTP_BOOTFILESIZE
	105	#define CONFIG_BOOTP_DNS
	106	#define CONFIG_BOOTP_DNS2
	107	#define CONFIG_BOOTP_SEND_HOSTNAME
	108	#define CONFIG_BOOTP_NTPSERVER
	109	#define CONFIG_BOOTP_TIMEOFFSET
	110	#undef CONFIG_BOOTP_VENDOREX
	111
	112	/* Environment information */
c35d7cf0 FK	113	#define CONFIG_EXTRA_ENV_SETTINGS \
c35d7cf0 FK	114	"loadaddr=0x82000000\0" \
2d76da24	115	"console=ttyO2,115200n8\0" \
f408501d	116	"mmcdev=0\0" \
c35d7cf0 FK	117	"vram=12M\0" \
	118	"dvimode=1024x768MR-16@60\0" \
	119	"defaultdisplay=dvi\0" \
	120	"nfsopts=hard,tcp,rsize=65536,wsize=65536\0" \
	121	"kernelopts=rw\0" \
	122	"commonargs=" \
	123	"setenv bootargs console=${console} " \
	124	"vram=${vram} " \
	125	"omapfb.mode=dvi:${dvimode} " \
	126	"omapdss.def_disp=${defaultdisplay}\0" \
	127	"mmcargs=" \
	128	"run commonargs; " \
	129	"setenv bootargs ${bootargs} " \
	130	"root=/dev/mmcblk0p2 " \
b72db208	131	"rootwait " \
c35d7cf0 FK	132	"${kernelopts}\0" \
	133	"nandargs=" \
	134	"run commonargs; " \
	135	"setenv bootargs ${bootargs} " \
	136	"omapfb.mode=dvi:${dvimode} " \
	137	"omapdss.def_disp=${defaultdisplay} " \
	138	"root=/dev/mtdblock4 " \
	139	"rootfstype=jffs2 " \
	140	"${kernelopts}\0" \
	141	"netargs=" \
	142	"run commonargs; " \
	143	"setenv bootargs ${bootargs} " \
	144	"root=/dev/nfs " \
	145	"nfsroot=${serverip}:${rootpath},${nfsopts} " \
	146	"ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off " \
	147	"${kernelopts} " \
	148	"dnsip1=${dnsip} " \
	149	"dnsip2=${dnsip2}\0" \
f408501d	150	"loadbootscript=fatload mmc ${mmcdev} ${loadaddr} boot.scr\0" \
c35d7cf0 FK	151	"bootscript=echo Running bootscript from mmc ...; " \
c35d7cf0 FK	152	"source ${loadaddr}\0" \
f408501d	153	"loaduimage=fatload mmc ${mmcdev} ${loadaddr} uImage\0" \
c35d7cf0 FK	154	"eraseenv=nand unlock 0x260000 0x20000; nand erase 0x260000 0x20000\0" \
	155	"mmcboot=echo Booting from mmc ...; " \
	156	"run mmcargs; " \
	157	"bootm ${loadaddr}\0" \
	158	"nandboot=echo Booting from nand ...; " \
	159	"run nandargs; " \
	160	"nand read ${loadaddr} 280000 400000; " \
	161	"bootm ${loadaddr}\0" \
	162	"netboot=echo Booting from network ...; " \
	163	"dhcp ${loadaddr}; " \
	164	"run netargs; " \
	165	"bootm ${loadaddr}\0" \
66968110	166	"autoboot=mmc dev ${mmcdev}; if mmc rescan; then " \
c35d7cf0 FK	167	"if run loadbootscript; then " \
	168	"run bootscript; " \
	169	"else " \
	170	"if run loaduimage; then " \
	171	"run mmcboot; " \
	172	"else run nandboot; " \
	173	"fi; " \
	174	"fi; " \
	175	"else run nandboot; fi\0"
	176
c35d7cf0 FK	177	#define CONFIG_BOOTCOMMAND "run autoboot"
c35d7cf0 FK	178
c35d7cf0	179	/* Boot Argument Buffer Size */
c35d7cf0 FK	180	#define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0 + 0x07000000)
	181	#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + \
	182	0x01000000) /* 16MB */
	183
c35d7cf0	184	/* NAND and environment organization */
c35d7cf0 FK	185	#define CONFIG_ENV_IS_IN_NAND 1
	186	#define SMNAND_ENV_OFFSET 0x260000 /* environment starts here */
	187
6cbec7b3	188	#define CONFIG_ENV_OFFSET SMNAND_ENV_OFFSET
c35d7cf0	189
3f6a4922 SS	190	/* SRAM config */
	191	#define CONFIG_SYS_SRAM_START 0x40200000
	192	#define CONFIG_SYS_SRAM_SIZE 0x10000
	193
	194	/* Defines for SPL */
3f6a4922	195
a91ef4ad	196	#undef CONFIG_SPL_TEXT_BASE
3f6a4922	197	#define CONFIG_SPL_TEXT_BASE 0x40200000 /CONFIG_SYS_SRAM_START/
3f6a4922	198
3f6a4922	199	/* NAND boot config */
55f1b39f	200	#define CONFIG_SYS_NAND_BUSWIDTH_16BIT
c471ccb9	201	#define CONFIG_SYS_NAND_5_ADDR_CYCLE
3f6a4922 SS	202	#define CONFIG_SYS_NAND_PAGE_COUNT 64
	203	#define CONFIG_SYS_NAND_PAGE_SIZE 2048
	204	#define CONFIG_SYS_NAND_OOBSIZE 64
	205	#define CONFIG_SYS_NAND_BLOCK_SIZE (128*1024)
	206	#define CONFIG_SYS_NAND_BAD_BLOCK_POS 0
	207	#define CONFIG_SYS_NAND_ECCPOS {2, 3, 4, 5, 6, 7, 8, 9,\
	208	10, 11, 12, 13}
	209
	210	#define CONFIG_SYS_NAND_ECCSIZE 512
	211	#define CONFIG_SYS_NAND_ECCBYTES 3
3f719069	212	#define CONFIG_NAND_OMAP_ECCSCHEME OMAP_ECC_HAM1_CODE_HW
3f6a4922	213
3f6a4922 SS	214	#define CONFIG_SYS_NAND_U_BOOT_OFFS 0x80000
	215	#define CONFIG_SYS_NAND_U_BOOT_SIZE 0x200000
	216
d38bc97d	217	/* SPL OS boot options */
d38bc97d SS	218	#define CONFIG_CMD_SPL_WRITE_SIZE 0x400 /* 1024 byte */
	219	#define CONFIG_CMD_SPL_NAND_OFS (CONFIG_SYS_NAND_SPL_KERNEL_OFFS+\
	220	0x400000)
	221	#define CONFIG_SYS_NAND_SPL_KERNEL_OFFS 0x280000
b6144dfc	222
875e4154 AB	223	#undef CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR
	224	#undef CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR
	225	#undef CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS
b6144dfc TR	226	#define CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR 0x500 /* address 0xa0000 */
	227	#define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR 0x8 /* address 0x1000 */
	228	#define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS 8 /* 4KB */
	229
a91ef4ad	230	#undef CONFIG_SYS_SPL_ARGS_ADDR
d38bc97d SS	231	#define CONFIG_SYS_SPL_ARGS_ADDR (PHYS_SDRAM_1 + 0x100)
d38bc97d SS	232
c35d7cf0	233	#endif /* __CONFIG_H */