]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/highbank.h
Merge branch 'u-boot-ti/master' into 'u-boot-arm/master'
[people/ms/u-boot.git] / include / configs / highbank.h
CommitLineData
37fc0ed2
RH
1/*
2 * Copyright 2010-2011 Calxeda, Inc.
3 *
1a459660 4 * SPDX-License-Identifier: GPL-2.0+
37fc0ed2
RH
5 */
6
7#ifndef __CONFIG_H
8#define __CONFIG_H
9
185a5bb0 10#define CONFIG_SYS_DCACHE_OFF
185a5bb0 11#define CONFIG_SYS_THUMB_BUILD
37fc0ed2
RH
12
13#define CONFIG_SYS_NO_FLASH
37fc0ed2
RH
14
15#define CONFIG_OF_LIBFDT
76c3999d 16#define CONFIG_OF_BOARD_SETUP
37fc0ed2 17#define CONFIG_FIT
185a5bb0 18#define CONFIG_SUPPORT_RAW_INITRD
37fc0ed2
RH
19#define CONFIG_SYS_BOOTMAPSZ (16 << 20)
20
9df1bd41
RH
21#define CONFIG_SYS_TIMER_RATE (150000000/256)
22#define CONFIG_SYS_TIMER_COUNTER (0xFFF34000 + 0x4)
23#define CONFIG_SYS_TIMER_COUNTS_DOWN
24
37fc0ed2
RH
25/*
26 * Size of malloc() pool
27 */
28#define CONFIG_SYS_MALLOC_LEN (512 * 1024)
29
30#define CONFIG_PL011_SERIAL
31#define CONFIG_PL011_CLOCK 150000000
32#define CONFIG_PL01x_PORTS { (void *)(0xFFF36000) }
33#define CONFIG_CONS_INDEX 0
34
185a5bb0 35#define CONFIG_BAUDRATE 115200
37fc0ed2 36
877012df 37#define CONFIG_BOOTCOUNT_LIMIT
0044c42e
SR
38#define CONFIG_SYS_BOOTCOUNT_SINGLEWORD
39#define CONFIG_SYS_BOOTCOUNT_LE /* Use little-endian accessors */
877012df
RH
40#define CONFIG_SYS_BOOTCOUNT_ADDR 0xfff3cf0c
41
37fc0ed2 42#define CONFIG_MISC_INIT_R
344ca0b4 43#define CONFIG_LIBATA
37fc0ed2
RH
44#define CONFIG_SCSI_AHCI
45#define CONFIG_SCSI_AHCI_PLAT
46#define CONFIG_SYS_SCSI_MAX_SCSI_ID 5
47#define CONFIG_SYS_SCSI_MAX_LUN 1
48#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
49 CONFIG_SYS_SCSI_MAX_LUN)
50
51#define CONFIG_DOS_PARTITION
185a5bb0 52#define CONFIG_EFI_PARTITION
37fc0ed2 53
9a420986
RH
54#define CONFIG_CALXEDA_XGMAC
55
56/* PXE support */
57#define CONFIG_BOOTP_PXE
58#define CONFIG_BOOTP_PXE_CLIENTARCH 0x100
59#define CONFIG_BOOTP_VCI_STRING "U-boot.armv7.highbank"
60
37fc0ed2
RH
61/*
62 * Command line configuration.
63 */
64#include <config_cmd_default.h>
37fc0ed2
RH
65
66#define CONFIG_CMD_BDI
185a5bb0 67#define CONFIG_CMD_BOOTZ
9a420986 68#define CONFIG_CMD_DHCP
37fc0ed2
RH
69#define CONFIG_CMD_ELF
70#define CONFIG_CMD_MEMORY
71#define CONFIG_CMD_LOADS
72#define CONFIG_CMD_SCSI
73#define CONFIG_CMD_EXT2
185a5bb0
RH
74#define CONFIG_CMD_EXT4
75#define CONFIG_CMD_FAT
9a420986
RH
76#define CONFIG_CMD_PXE
77#define CONFIG_MENU
37fc0ed2
RH
78
79#define CONFIG_BOOTDELAY 2
e1df283c
RH
80#define CONFIG_BOOT_RETRY_TIME -1
81#define CONFIG_RESET_TO_RETRY
76116f29
RH
82#define CONFIG_AUTOBOOT_KEYED
83#define CONFIG_AUTOBOOT_PROMPT "Autobooting in %d seconds...\nPress <s> to stop or <d> to delay\n", bootdelay
2a19de42 84#define CONFIG_AUTOBOOT_KEYED_CTRLC
37fc0ed2
RH
85/*
86 * Miscellaneous configurable options
87 */
88#define CONFIG_CMDLINE_EDITING
89#define CONFIG_AUTO_COMPLETE
90#define CONFIG_SYS_LONGHELP /* undef to save memory */
185a5bb0 91#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
37fc0ed2
RH
92#define CONFIG_SYS_MAXARGS 16 /* max number of cmd args */
93#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
94#define CONFIG_SYS_PROMPT "Highbank #"
185a5bb0 95#define CONFIG_SYS_HUSH_PARSER
37fc0ed2
RH
96/* Print Buffer Size */
97#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
98 sizeof(CONFIG_SYS_PROMPT)+16)
99
100#define CONFIG_SYS_LOAD_ADDR 0x800000
185a5bb0
RH
101#define CONFIG_SYS_64BIT_LBA
102
37fc0ed2 103
37fc0ed2
RH
104/*-----------------------------------------------------------------------
105 * Physical Memory Map
106 */
107#define CONFIG_NR_DRAM_BANKS 1
108#define PHYS_SDRAM_1_SIZE (4089 << 20)
109#define CONFIG_SYS_MEMTEST_START 0x100000
110#define CONFIG_SYS_MEMTEST_END (PHYS_SDRAM_1_SIZE - 0x100000)
111
a34e8549
JH
112/* Environment data setup
113*/
114#define CONFIG_ENV_IS_IN_NVRAM
115#define CONFIG_SYS_NVRAM_BASE_ADDR 0xfff88000 /* NVRAM base address */
116#define CONFIG_SYS_NVRAM_SIZE 0x8000 /* NVRAM size */
117#define CONFIG_ENV_SIZE 0x2000 /* Size of Environ */
118#define CONFIG_ENV_ADDR CONFIG_SYS_NVRAM_BASE_ADDR
37fc0ed2
RH
119
120#define CONFIG_SYS_SDRAM_BASE 0x00000000
7b81649a 121#define CONFIG_SYS_TEXT_BASE 0x00008000
37fc0ed2
RH
122#define CONFIG_SYS_INIT_SP_ADDR 0x01000000
123#define CONFIG_SKIP_LOWLEVEL_INIT
124
125#endif