]>
Commit | Line | Data |
---|---|---|
b765ffb7 | 1 | /* |
f14ae418 | 2 | * (C) Copyright 2007-2010 |
b765ffb7 SR |
3 | * Stefan Roese, DENX Software Engineering, sr@denx.de. |
4 | * | |
5 | * This program is free software; you can redistribute it and/or | |
6 | * modify it under the terms of the GNU General Public License as | |
7 | * published by the Free Software Foundation; either version 2 of | |
8 | * the License, or (at your option) any later version. | |
9 | * | |
10 | * This program is distributed in the hope that it will be useful, | |
11 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
12 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
13 | * GNU General Public License for more details. | |
14 | * | |
15 | * You should have received a copy of the GNU General Public License | |
16 | * along with this program; if not, write to the Free Software | |
17 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
18 | * MA 02111-1307 USA | |
19 | */ | |
20 | ||
f14ae418 | 21 | /* |
b765ffb7 | 22 | * lwmon5.h - configuration for lwmon5 board |
f14ae418 | 23 | */ |
b765ffb7 SR |
24 | #ifndef __CONFIG_H |
25 | #define __CONFIG_H | |
26 | ||
f14ae418 SL |
27 | /* |
28 | * Liebherr extra version info | |
29 | */ | |
30 | #define CONFIG_IDENT_STRING " - v2.0" | |
31 | ||
32 | /* | |
b765ffb7 | 33 | * High Level Configuration Options |
f14ae418 | 34 | */ |
b765ffb7 SR |
35 | #define CONFIG_LWMON5 1 /* Board is lwmon5 */ |
36 | #define CONFIG_440EPX 1 /* Specific PPC440EPx */ | |
e73846b7 | 37 | #define CONFIG_440 1 /* ... PPC440 family */ |
b765ffb7 | 38 | #define CONFIG_4xx 1 /* ... PPC4xx family */ |
2ae18241 WD |
39 | |
40 | #ifndef CONFIG_SYS_TEXT_BASE | |
41 | #define CONFIG_SYS_TEXT_BASE 0xFFF80000 | |
42 | #endif | |
43 | ||
b765ffb7 SR |
44 | #define CONFIG_SYS_CLK_FREQ 33300000 /* external freq to pll */ |
45 | ||
f14ae418 SL |
46 | #define CONFIG_BOARD_EARLY_INIT_F /* Call board_early_init_f */ |
47 | #define CONFIG_BOARD_EARLY_INIT_R /* Call board_early_init_r */ | |
48 | #define CONFIG_BOARD_POSTCLK_INIT /* Call board_postclk_init */ | |
49 | #define CONFIG_MISC_INIT_R /* Call misc_init_r */ | |
50 | #define CONFIG_BOARD_RESET /* Call board_reset */ | |
b765ffb7 | 51 | |
f14ae418 | 52 | /* |
b765ffb7 SR |
53 | * Base addresses -- Note these are effective addresses where the |
54 | * actual resources get mapped (not physical addresses) | |
f14ae418 | 55 | */ |
14d0a02a | 56 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* Start of U-Boot */ |
f14ae418 SL |
57 | #define CONFIG_SYS_MONITOR_LEN (0xFFFFFFFF - CONFIG_SYS_MONITOR_BASE + 1) |
58 | #define CONFIG_SYS_MALLOC_LEN (1 << 20) /* Reserved for malloc */ | |
6d0f6bcf JCPV |
59 | |
60 | #define CONFIG_SYS_BOOT_BASE_ADDR 0xf0000000 | |
61 | #define CONFIG_SYS_SDRAM_BASE 0x00000000 /* _must_ be 0 */ | |
62 | #define CONFIG_SYS_FLASH_BASE 0xf8000000 /* start of FLASH */ | |
f14ae418 SL |
63 | #define CONFIG_SYS_LIME_BASE_0 0xc0000000 |
64 | #define CONFIG_SYS_LIME_BASE_1 0xc1000000 | |
65 | #define CONFIG_SYS_LIME_BASE_2 0xc2000000 | |
66 | #define CONFIG_SYS_LIME_BASE_3 0xc3000000 | |
67 | #define CONFIG_SYS_FPGA_BASE_0 0xc4000000 | |
68 | #define CONFIG_SYS_FPGA_BASE_1 0xc4200000 | |
6d0f6bcf JCPV |
69 | #define CONFIG_SYS_OCM_BASE 0xe0010000 /* ocm */ |
70 | #define CONFIG_SYS_PCI_BASE 0xe0000000 /* Internal PCI regs */ | |
71 | #define CONFIG_SYS_PCI_MEMBASE 0x80000000 /* mapped pci memory */ | |
f14ae418 SL |
72 | #define CONFIG_SYS_PCI_MEMBASE1 (CONFIG_SYS_PCI_MEMBASE + 0x10000000) |
73 | #define CONFIG_SYS_PCI_MEMBASE2 (CONFIG_SYS_PCI_MEMBASE1 + 0x10000000) | |
74 | #define CONFIG_SYS_PCI_MEMBASE3 (CONFIG_SYS_PCI_MEMBASE2 + 0x10000000) | |
b765ffb7 | 75 | |
6d0f6bcf JCPV |
76 | #define CONFIG_SYS_USB2D0_BASE 0xe0000100 |
77 | #define CONFIG_SYS_USB_DEVICE 0xe0000000 | |
78 | #define CONFIG_SYS_USB_HOST 0xe0000400 | |
b765ffb7 | 79 | |
8f24e063 | 80 | /* |
f14ae418 SL |
81 | * Initial RAM & stack pointer |
82 | * | |
8f24e063 SR |
83 | * On LWMON5 we use D-cache as init-ram and stack pointer. We also move |
84 | * the POST_WORD from OCM to a 440EPx register that preserves it's | |
eb0615bf YT |
85 | * content during reset (GPT0_COMP6). This way we reserve the OCM (16k) |
86 | * for logbuffer only. (GPT0_COMP1-COMP5 are reserved for logbuffer header.) | |
8f24e063 | 87 | */ |
6d0f6bcf JCPV |
88 | #define CONFIG_SYS_INIT_RAM_DCACHE 1 /* d-cache as init ram */ |
89 | #define CONFIG_SYS_INIT_RAM_ADDR 0x70000000 /* DCache */ | |
f14ae418 | 90 | #define CONFIG_SYS_INIT_RAM_END (4 << 10) |
6d0f6bcf | 91 | #define CONFIG_SYS_GBL_DATA_SIZE 256 /* num bytes initial data*/ |
f14ae418 SL |
92 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - \ |
93 | CONFIG_SYS_GBL_DATA_SIZE) | |
6d0f6bcf | 94 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
f14ae418 | 95 | /* unused GPT0 COMP reg */ |
800eb096 | 96 | #define CONFIG_SYS_POST_WORD_ADDR (CONFIG_SYS_PERIPHERAL_BASE + GPT0_COMP6) |
6d0f6bcf | 97 | #define CONFIG_SYS_OCM_SIZE (16 << 10) |
f14ae418 SL |
98 | /* 440EPx errata CHIP 11: don't use last 4kbytes */ |
99 | #define CONFIG_SYS_MEM_TOP_HIDE (4 << 10) | |
b765ffb7 | 100 | |
8f15d4ad | 101 | /* Additional registers for watchdog timer post test */ |
6d0f6bcf JCPV |
102 | #define CONFIG_SYS_WATCHDOG_TIME_ADDR (CONFIG_SYS_PERIPHERAL_BASE + GPT0_MASK2) |
103 | #define CONFIG_SYS_WATCHDOG_FLAGS_ADDR (CONFIG_SYS_PERIPHERAL_BASE + GPT0_MASK1) | |
104 | #define CONFIG_SYS_DSPIC_TEST_ADDR CONFIG_SYS_WATCHDOG_FLAGS_ADDR | |
105 | #define CONFIG_SYS_OCM_STATUS_ADDR CONFIG_SYS_WATCHDOG_FLAGS_ADDR | |
106 | #define CONFIG_SYS_WATCHDOG_MAGIC 0x12480000 | |
107 | #define CONFIG_SYS_WATCHDOG_MAGIC_MASK 0xFFFF0000 | |
108 | #define CONFIG_SYS_DSPIC_TEST_MASK 0x00000001 | |
109 | #define CONFIG_SYS_OCM_STATUS_OK 0x00009A00 | |
110 | #define CONFIG_SYS_OCM_STATUS_FAIL 0x0000A300 | |
111 | #define CONFIG_SYS_OCM_STATUS_MASK 0x0000FF00 | |
8f15d4ad | 112 | |
f14ae418 | 113 | /* |
b765ffb7 | 114 | * Serial Port |
f14ae418 | 115 | */ |
550650dd SR |
116 | #define CONFIG_CONS_INDEX 2 /* Use UART1 */ |
117 | #define CONFIG_SYS_NS16550 | |
118 | #define CONFIG_SYS_NS16550_SERIAL | |
119 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
120 | #define CONFIG_SYS_NS16550_CLK get_serial_clock() | |
6d0f6bcf | 121 | #undef CONFIG_SYS_EXT_SERIAL_CLOCK /* no external clock provided */ |
b765ffb7 | 122 | #define CONFIG_BAUDRATE 115200 |
f14ae418 | 123 | #define CONFIG_SERIAL_MULTI |
b765ffb7 | 124 | |
6d0f6bcf | 125 | #define CONFIG_SYS_BAUDRATE_TABLE \ |
b765ffb7 SR |
126 | {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200} |
127 | ||
f14ae418 | 128 | /* |
b765ffb7 | 129 | * Environment |
f14ae418 SL |
130 | */ |
131 | #define CONFIG_ENV_IS_IN_FLASH /* use FLASH for environment vars */ | |
b765ffb7 | 132 | |
f14ae418 | 133 | /* |
b765ffb7 | 134 | * FLASH related |
f14ae418 SL |
135 | */ |
136 | #define CONFIG_SYS_FLASH_CFI /* The flash is CFI compatible */ | |
00b1883a | 137 | #define CONFIG_FLASH_CFI_DRIVER /* Use common CFI driver */ |
b765ffb7 | 138 | |
6d0f6bcf JCPV |
139 | #define CONFIG_SYS_FLASH0 0xFC000000 |
140 | #define CONFIG_SYS_FLASH1 0xF8000000 | |
141 | #define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH1, CONFIG_SYS_FLASH0 } | |
b765ffb7 | 142 | |
f14ae418 | 143 | #define CONFIG_SYS_MAX_FLASH_BANKS_DETECT 2 /* max number of memory banks */ |
6d0f6bcf | 144 | #define CONFIG_SYS_MAX_FLASH_SECT 512 /* max number of sectors on one chip */ |
b765ffb7 | 145 | |
6d0f6bcf JCPV |
146 | #define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */ |
147 | #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */ | |
b765ffb7 | 148 | |
f14ae418 SL |
149 | #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE /* use buffered writes (20x faster) */ |
150 | #define CONFIG_SYS_FLASH_PROTECTION /* use hardware flash protection */ | |
b765ffb7 | 151 | |
6d0f6bcf | 152 | #define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */ |
f14ae418 | 153 | #define CONFIG_SYS_FLASH_QUIET_TEST /* don't warn upon unknown flash */ |
b765ffb7 | 154 | |
0e8d1586 | 155 | #define CONFIG_ENV_SECT_SIZE 0x40000 /* size of one complete sector */ |
f14ae418 | 156 | #define CONFIG_ENV_ADDR ((-CONFIG_SYS_MONITOR_LEN) - CONFIG_ENV_SECT_SIZE) |
0e8d1586 | 157 | #define CONFIG_ENV_SIZE 0x2000 /* Total Size of Environment Sector */ |
b765ffb7 SR |
158 | |
159 | /* Address and size of Redundant Environment Sector */ | |
f14ae418 | 160 | #define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR - CONFIG_ENV_SECT_SIZE) |
0e8d1586 | 161 | #define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE) |
b765ffb7 | 162 | |
f14ae418 | 163 | /* |
b765ffb7 | 164 | * DDR SDRAM |
f14ae418 SL |
165 | */ |
166 | #define CONFIG_SYS_MBYTES_SDRAM 256 | |
6d0f6bcf | 167 | #define CONFIG_SYS_DDR_CACHED_ADDR 0x40000000 /* setup 2nd TLB cached here */ |
f14ae418 SL |
168 | #define CONFIG_DDR_DATA_EYE /* use DDR2 optimization */ |
169 | #define CONFIG_DDR_ECC /* enable ECC */ | |
531e3e8b PK |
170 | |
171 | /* POST support */ | |
f14ae418 SL |
172 | #define CONFIG_POST (CONFIG_SYS_POST_CACHE | \ |
173 | CONFIG_SYS_POST_CPU | \ | |
174 | CONFIG_SYS_POST_ECC | \ | |
175 | CONFIG_SYS_POST_ETHER | \ | |
176 | CONFIG_SYS_POST_FPU | \ | |
177 | CONFIG_SYS_POST_I2C | \ | |
178 | CONFIG_SYS_POST_MEMORY | \ | |
179 | CONFIG_SYS_POST_OCM | \ | |
180 | CONFIG_SYS_POST_RTC | \ | |
181 | CONFIG_SYS_POST_SPR | \ | |
182 | CONFIG_SYS_POST_UART | \ | |
183 | CONFIG_SYS_POST_SYSMON | \ | |
184 | CONFIG_SYS_POST_WATCHDOG | \ | |
185 | CONFIG_SYS_POST_DSP | \ | |
186 | CONFIG_SYS_POST_BSPEC1 | \ | |
187 | CONFIG_SYS_POST_BSPEC2 | \ | |
188 | CONFIG_SYS_POST_BSPEC3 | \ | |
189 | CONFIG_SYS_POST_BSPEC4 | \ | |
6d0f6bcf | 190 | CONFIG_SYS_POST_BSPEC5) |
8f15d4ad | 191 | |
f14ae418 | 192 | /* Define here the base-addresses of the UARTs to test in POST */ |
5d7c73e6 SR |
193 | #define CONFIG_SYS_POST_UART_TABLE { CONFIG_SYS_NS16550_COM1, \ |
194 | CONFIG_SYS_NS16550_COM2 } | |
f14ae418 | 195 | |
834a45d7 SR |
196 | #define CONFIG_POST_UART { \ |
197 | "UART test", \ | |
198 | "uart", \ | |
199 | "This test verifies the UART operation.", \ | |
200 | POST_RAM | POST_SLOWTEST | POST_ALWAYS | POST_MANUAL, \ | |
201 | &uart_post_test, \ | |
202 | NULL, \ | |
203 | NULL, \ | |
204 | CONFIG_SYS_POST_UART \ | |
205 | } | |
206 | ||
f14ae418 | 207 | #define CONFIG_POST_WATCHDOG { \ |
8f15d4ad YT |
208 | "Watchdog timer test", \ |
209 | "watchdog", \ | |
210 | "This test checks the watchdog timer.", \ | |
211 | POST_RAM | POST_POWERON | POST_SLOWTEST | POST_MANUAL | POST_REBOOT, \ | |
212 | &lwmon5_watchdog_post_test, \ | |
213 | NULL, \ | |
214 | NULL, \ | |
f14ae418 | 215 | CONFIG_SYS_POST_WATCHDOG \ |
8f15d4ad YT |
216 | } |
217 | ||
f14ae418 | 218 | #define CONFIG_POST_BSPEC1 { \ |
8f15d4ad YT |
219 | "dsPIC init test", \ |
220 | "dspic_init", \ | |
221 | "This test returns result of dsPIC READY test run earlier.", \ | |
222 | POST_RAM | POST_ALWAYS, \ | |
223 | &dspic_init_post_test, \ | |
224 | NULL, \ | |
225 | NULL, \ | |
f14ae418 | 226 | CONFIG_SYS_POST_BSPEC1 \ |
8f15d4ad YT |
227 | } |
228 | ||
f14ae418 | 229 | #define CONFIG_POST_BSPEC2 { \ |
8f15d4ad YT |
230 | "dsPIC test", \ |
231 | "dspic", \ | |
232 | "This test gets result of dsPIC POST and dsPIC version.", \ | |
233 | POST_RAM | POST_ALWAYS, \ | |
234 | &dspic_post_test, \ | |
235 | NULL, \ | |
236 | NULL, \ | |
f14ae418 | 237 | CONFIG_SYS_POST_BSPEC2 \ |
8f15d4ad YT |
238 | } |
239 | ||
f14ae418 | 240 | #define CONFIG_POST_BSPEC3 { \ |
8f15d4ad YT |
241 | "FPGA test", \ |
242 | "fpga", \ | |
243 | "This test checks FPGA registers and memory.", \ | |
f14ae418 | 244 | POST_RAM | POST_ALWAYS | POST_MANUAL, \ |
8f15d4ad YT |
245 | &fpga_post_test, \ |
246 | NULL, \ | |
247 | NULL, \ | |
f14ae418 | 248 | CONFIG_SYS_POST_BSPEC3 \ |
8f15d4ad YT |
249 | } |
250 | ||
f14ae418 | 251 | #define CONFIG_POST_BSPEC4 { \ |
8f15d4ad YT |
252 | "GDC test", \ |
253 | "gdc", \ | |
254 | "This test checks GDC registers and memory.", \ | |
f14ae418 | 255 | POST_RAM | POST_ALWAYS | POST_MANUAL,\ |
8f15d4ad YT |
256 | &gdc_post_test, \ |
257 | NULL, \ | |
258 | NULL, \ | |
f14ae418 | 259 | CONFIG_SYS_POST_BSPEC4 \ |
8f15d4ad YT |
260 | } |
261 | ||
f14ae418 | 262 | #define CONFIG_POST_BSPEC5 { \ |
8f15d4ad YT |
263 | "SYSMON1 test", \ |
264 | "sysmon1", \ | |
265 | "This test checks GPIO_62_EPX pin indicating power failure.", \ | |
266 | POST_RAM | POST_MANUAL | POST_NORMAL | POST_SLOWTEST, \ | |
267 | &sysmon1_post_test, \ | |
268 | NULL, \ | |
269 | NULL, \ | |
f14ae418 | 270 | CONFIG_SYS_POST_BSPEC5 \ |
8f15d4ad | 271 | } |
3e4c90c6 | 272 | |
6d0f6bcf | 273 | #define CONFIG_SYS_POST_CACHE_ADDR 0x7fff0000 /* free virtual address */ |
3e4c90c6 | 274 | #define CONFIG_LOGBUFFER |
eb0615bf | 275 | /* Reserve GPT0_COMP1-COMP5 for logbuffer header */ |
6d0f6bcf JCPV |
276 | #define CONFIG_ALT_LH_ADDR (CONFIG_SYS_PERIPHERAL_BASE + GPT0_COMP1) |
277 | #define CONFIG_ALT_LB_ADDR (CONFIG_SYS_OCM_BASE) | |
278 | #define CONFIG_SYS_CONSOLE_IS_IN_ENV /* Otherwise it catches logbuffer as output */ | |
b765ffb7 | 279 | |
f14ae418 | 280 | /* |
b765ffb7 | 281 | * I2C |
f14ae418 SL |
282 | */ |
283 | #define CONFIG_HARD_I2C /* I2C with hardware support */ | |
b765ffb7 | 284 | #undef CONFIG_SOFT_I2C /* I2C bit-banged */ |
d0b0dcaa | 285 | #define CONFIG_PPC4XX_I2C /* use PPC4xx driver */ |
6d0f6bcf JCPV |
286 | #define CONFIG_SYS_I2C_SPEED 100000 /* I2C speed and slave address */ |
287 | #define CONFIG_SYS_I2C_SLAVE 0x7F | |
b765ffb7 | 288 | |
f14ae418 SL |
289 | #define CONFIG_SYS_I2C_RTC_ADDR 0x51 /* RTC */ |
290 | #define CONFIG_SYS_I2C_EEPROM_CPU_ADDR 0x52 /* EEPROM (CPU Modul) */ | |
291 | #define CONFIG_SYS_I2C_EEPROM_MB_ADDR 0x53 /* EEPROM AT24C128 (MainBoard) */ | |
292 | #define CONFIG_SYS_I2C_DSPIC_ADDR 0x54 /* dsPIC */ | |
293 | #define CONFIG_SYS_I2C_DSPIC_2_ADDR 0x55 /* dsPIC */ | |
294 | #define CONFIG_SYS_I2C_DSPIC_KEYB_ADDR 0x56 /* dsPIC */ | |
295 | #define CONFIG_SYS_I2C_DSPIC_IO_ADDR 0x57 /* dsPIC */ | |
296 | ||
6d0f6bcf JCPV |
297 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2 /* Bytes of address */ |
298 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 6 /* The Atmel AT24C128 has */ | |
c25dd8fc SR |
299 | /* 64 byte page write mode using*/ |
300 | /* last 6 bits of the address */ | |
6d0f6bcf | 301 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */ |
f14ae418 SL |
302 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_ENABLE |
303 | ||
304 | #define CONFIG_RTC_PCF8563 /* enable Philips PCF8563 RTC */ | |
305 | #define CONFIG_SYS_I2C_RTC_ADDR 0x51 /* Philips PCF8563 RTC address */ | |
306 | #define CONFIG_SYS_I2C_KEYBD_ADDR 0x56 /* PIC LWE keyboard */ | |
307 | #define CONFIG_SYS_I2C_DSPIC_IO_ADDR 0x57 /* PIC I/O addr */ | |
308 | ||
309 | #define I2C_ADDR_LIST { \ | |
310 | CONFIG_SYS_I2C_RTC_ADDR, \ | |
311 | CONFIG_SYS_I2C_EEPROM_CPU_ADDR, \ | |
312 | CONFIG_SYS_I2C_EEPROM_MB_ADDR, \ | |
313 | CONFIG_SYS_I2C_DSPIC_ADDR, \ | |
314 | CONFIG_SYS_I2C_DSPIC_2_ADDR, \ | |
315 | CONFIG_SYS_I2C_DSPIC_KEYB_ADDR, \ | |
316 | CONFIG_SYS_I2C_DSPIC_IO_ADDR } | |
b765ffb7 | 317 | |
f14ae418 SL |
318 | /* |
319 | * Pass open firmware flat tree | |
320 | */ | |
321 | #define CONFIG_OF_LIBFDT | |
322 | #define CONFIG_OF_BOARD_SETUP | |
323 | /* Update size in "reg" property of NOR FLASH device tree nodes */ | |
324 | #define CONFIG_FDT_FIXUP_NOR_FLASH_SIZE | |
b765ffb7 | 325 | |
3ad63878 | 326 | #define CONFIG_POST_KEY_MAGIC "3C+3E" /* press F3 + F5 keys to force POST */ |
3ad63878 SR |
327 | |
328 | #define CONFIG_PREBOOT "setenv bootdelay 15" | |
b765ffb7 SR |
329 | |
330 | #undef CONFIG_BOOTARGS | |
331 | ||
332 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
333 | "hostname=lwmon5\0" \ | |
334 | "netdev=eth0\0" \ | |
5d187430 | 335 | "unlock=yes\0" \ |
3e4c90c6 | 336 | "logversion=2\0" \ |
b765ffb7 SR |
337 | "nfsargs=setenv bootargs root=/dev/nfs rw " \ |
338 | "nfsroot=${serverip}:${rootpath}\0" \ | |
339 | "ramargs=setenv bootargs root=/dev/ram rw\0" \ | |
340 | "addip=setenv bootargs ${bootargs} " \ | |
341 | "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \ | |
342 | ":${hostname}:${netdev}:off panic=1\0" \ | |
343 | "addtty=setenv bootargs ${bootargs} console=ttyS1,${baudrate}\0"\ | |
04625764 SR |
344 | "addmisc=setenv bootargs ${bootargs} rtc-pcf8563.probe=0,0x51\0"\ |
345 | "flash_nfs=run nfsargs addip addtty addmisc;" \ | |
b765ffb7 | 346 | "bootm ${kernel_addr}\0" \ |
04625764 | 347 | "flash_self=run ramargs addip addtty addmisc;" \ |
b765ffb7 | 348 | "bootm ${kernel_addr} ${ramdisk_addr}\0" \ |
04625764 SR |
349 | "net_nfs=tftp 200000 ${bootfile};" \ |
350 | "run nfsargs addip addtty addmisc;bootm\0" \ | |
b765ffb7 SR |
351 | "rootpath=/opt/eldk/ppc_4xxFP\0" \ |
352 | "bootfile=/tftpboot/lwmon5/uImage\0" \ | |
353 | "kernel_addr=FC000000\0" \ | |
354 | "ramdisk_addr=FC180000\0" \ | |
355 | "load=tftp 200000 /tftpboot/${hostname}/u-boot.bin\0" \ | |
356 | "update=protect off FFF80000 FFFFFFFF;era FFF80000 FFFFFFFF;" \ | |
357 | "cp.b 200000 FFF80000 80000\0" \ | |
d8ab58b2 | 358 | "upd=run load update\0" \ |
334043f6 | 359 | "lwe_env=tftp 200000 /tftpboot.dev/lwmon5/env_uboot.bin;" \ |
f14ae418 | 360 | "autoscr 200000\0" \ |
b765ffb7 SR |
361 | "" |
362 | #define CONFIG_BOOTCOMMAND "run flash_self" | |
363 | ||
b765ffb7 | 364 | #define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */ |
b765ffb7 SR |
365 | |
366 | #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ | |
6d0f6bcf | 367 | #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ |
b765ffb7 | 368 | |
96e21f86 | 369 | #define CONFIG_PPC4xx_EMAC |
b765ffb7 SR |
370 | #define CONFIG_IBM_EMAC4_V4 1 |
371 | #define CONFIG_MII 1 /* MII PHY management */ | |
372 | #define CONFIG_PHY_ADDR 3 /* PHY address, See schematics */ | |
373 | ||
374 | #define CONFIG_PHY_RESET 1 /* reset phy upon startup */ | |
3ad63878 | 375 | #define CONFIG_PHY_RESET_DELAY 300 |
b765ffb7 SR |
376 | |
377 | #define CONFIG_HAS_ETH0 | |
6d0f6bcf | 378 | #define CONFIG_SYS_RX_ETH_BUFFER 32 /* Number of ethernet rx buffers & descriptors */ |
b765ffb7 SR |
379 | |
380 | #define CONFIG_NET_MULTI 1 | |
381 | #define CONFIG_HAS_ETH1 1 /* add support for "eth1addr" */ | |
382 | #define CONFIG_PHY1_ADDR 1 | |
383 | ||
d610a607 AG |
384 | /* Video console */ |
385 | #define CONFIG_VIDEO | |
386 | #define CONFIG_VIDEO_MB862xx | |
5d16ca87 | 387 | #define CONFIG_VIDEO_MB862xx_ACCEL |
d610a607 AG |
388 | #define CONFIG_CFB_CONSOLE |
389 | #define CONFIG_VIDEO_LOGO | |
390 | #define CONFIG_CONSOLE_EXTRA_INFO | |
391 | #define VIDEO_FB_16BPP_PIXEL_SWAP | |
229b6dce | 392 | #define VIDEO_FB_16BPP_WORD_SWAP |
d610a607 AG |
393 | |
394 | #define CONFIG_VGA_AS_SINGLE_DEVICE | |
395 | #define CONFIG_VIDEO_SW_CURSOR | |
396 | #define CONFIG_SPLASH_SCREEN | |
397 | ||
b765ffb7 SR |
398 | /* USB */ |
399 | #ifdef CONFIG_440EPX | |
400 | #define CONFIG_USB_OHCI | |
401 | #define CONFIG_USB_STORAGE | |
402 | ||
403 | /* Comment this out to enable USB 1.1 device */ | |
404 | #define USB_2_0_DEVICE | |
405 | ||
b765ffb7 SR |
406 | #endif /* CONFIG_440EPX */ |
407 | ||
408 | /* Partitions */ | |
409 | #define CONFIG_MAC_PARTITION | |
410 | #define CONFIG_DOS_PARTITION | |
411 | #define CONFIG_ISO_PARTITION | |
412 | ||
079a136c JL |
413 | /* |
414 | * BOOTP options | |
415 | */ | |
416 | #define CONFIG_BOOTP_BOOTFILESIZE | |
417 | #define CONFIG_BOOTP_BOOTPATH | |
418 | #define CONFIG_BOOTP_GATEWAY | |
419 | #define CONFIG_BOOTP_HOSTNAME | |
b765ffb7 | 420 | |
a22d4da9 JL |
421 | /* |
422 | * Command line configuration. | |
423 | */ | |
424 | #include <config_cmd_default.h> | |
425 | ||
426 | #define CONFIG_CMD_ASKENV | |
427 | #define CONFIG_CMD_DATE | |
428 | #define CONFIG_CMD_DHCP | |
429 | #define CONFIG_CMD_DIAG | |
430 | #define CONFIG_CMD_EEPROM | |
431 | #define CONFIG_CMD_ELF | |
432 | #define CONFIG_CMD_FAT | |
433 | #define CONFIG_CMD_I2C | |
434 | #define CONFIG_CMD_IRQ | |
3b3bff4c | 435 | #define CONFIG_CMD_LOG |
a22d4da9 JL |
436 | #define CONFIG_CMD_MII |
437 | #define CONFIG_CMD_NET | |
438 | #define CONFIG_CMD_NFS | |
439 | #define CONFIG_CMD_PCI | |
440 | #define CONFIG_CMD_PING | |
441 | #define CONFIG_CMD_REGINFO | |
442 | #define CONFIG_CMD_SDRAM | |
b765ffb7 | 443 | |
d610a607 AG |
444 | #ifdef CONFIG_VIDEO |
445 | #define CONFIG_CMD_BMP | |
446 | #endif | |
447 | ||
a22d4da9 JL |
448 | #ifdef CONFIG_440EPX |
449 | #define CONFIG_CMD_USB | |
450 | #endif | |
b765ffb7 | 451 | |
f14ae418 | 452 | /* |
b765ffb7 | 453 | * Miscellaneous configurable options |
f14ae418 | 454 | */ |
a22d4da9 JL |
455 | #define CONFIG_SUPPORT_VFAT |
456 | ||
6d0f6bcf JCPV |
457 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
458 | #define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */ | |
58d20425 | 459 | |
6d0f6bcf JCPV |
460 | #define CONFIG_SYS_HUSH_PARSER 1 /* Use the HUSH parser */ |
461 | #ifdef CONFIG_SYS_HUSH_PARSER | |
462 | #define CONFIG_SYS_PROMPT_HUSH_PS2 "> " | |
58d20425 WD |
463 | #endif |
464 | ||
a22d4da9 | 465 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 466 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
b765ffb7 | 467 | #else |
6d0f6bcf | 468 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
b765ffb7 | 469 | #endif |
6d0f6bcf JCPV |
470 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ |
471 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
472 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
b765ffb7 | 473 | |
6d0f6bcf JCPV |
474 | #define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */ |
475 | #define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */ | |
b765ffb7 | 476 | |
6d0f6bcf JCPV |
477 | #define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */ |
478 | #define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_into (bd_t) */ | |
b765ffb7 | 479 | |
6d0f6bcf | 480 | #define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */ |
b765ffb7 SR |
481 | |
482 | #define CONFIG_CMDLINE_EDITING 1 /* add command line history */ | |
483 | #define CONFIG_LOOPW 1 /* enable loopw command */ | |
484 | #define CONFIG_MX_CYCLIC 1 /* enable mdc/mwc commands */ | |
b765ffb7 SR |
485 | #define CONFIG_VERSION_VARIABLE 1 /* include version env variable */ |
486 | ||
f14ae418 | 487 | /* |
b765ffb7 | 488 | * PCI stuff |
f14ae418 | 489 | */ |
b765ffb7 SR |
490 | /* General PCI */ |
491 | #define CONFIG_PCI /* include pci support */ | |
492 | #undef CONFIG_PCI_PNP /* do (not) pci plug-and-play */ | |
493 | #define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ | |
6d0f6bcf | 494 | #define CONFIG_SYS_PCI_TARGBASE 0x80000000 /* PCIaddr mapped to CONFIG_SYS_PCI_MEMBASE*/ |
b765ffb7 SR |
495 | |
496 | /* Board-specific PCI */ | |
6d0f6bcf JCPV |
497 | #define CONFIG_SYS_PCI_TARGET_INIT |
498 | #define CONFIG_SYS_PCI_MASTER_INIT | |
b765ffb7 | 499 | |
6d0f6bcf JCPV |
500 | #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x10e8 /* AMCC */ |
501 | #define CONFIG_SYS_PCI_SUBSYS_ID 0xcafe /* Whatever */ | |
b765ffb7 | 502 | |
f14ae418 | 503 | #ifndef DEBUG |
b765ffb7 | 504 | #define CONFIG_HW_WATCHDOG 1 /* Use external HW-Watchdog */ |
f14ae418 | 505 | #endif |
2e721094 | 506 | #define CONFIG_WD_PERIOD 40000 /* in usec */ |
d32a874b | 507 | #define CONFIG_WD_MAX_RATE 66600 /* in ticks */ |
b765ffb7 SR |
508 | |
509 | /* | |
510 | * For booting Linux, the board info and command line data | |
f14ae418 SL |
511 | * have to be in the first 16 MB of memory, since this is |
512 | * the maximum mapped by the 40x Linux kernel during initialization. | |
b765ffb7 | 513 | */ |
f14ae418 SL |
514 | #define CONFIG_SYS_BOOTMAPSZ (16 << 20) /* Initial Memory map for Linux */ |
515 | #define CONFIG_SYS_BOOTM_LEN (16 << 20) /* Increase max gunzip size */ | |
b765ffb7 | 516 | |
f14ae418 | 517 | /* |
b765ffb7 | 518 | * External Bus Controller (EBC) Setup |
f14ae418 | 519 | */ |
6d0f6bcf | 520 | #define CONFIG_SYS_FLASH CONFIG_SYS_FLASH_BASE |
b765ffb7 SR |
521 | |
522 | /* Memory Bank 0 (NOR-FLASH) initialization */ | |
f14ae418 | 523 | #define CONFIG_SYS_EBC_PB0AP 0x03000280 |
6d0f6bcf | 524 | #define CONFIG_SYS_EBC_PB0CR (CONFIG_SYS_FLASH | 0xfc000) |
b765ffb7 SR |
525 | |
526 | /* Memory Bank 1 (Lime) initialization */ | |
6d0f6bcf | 527 | #define CONFIG_SYS_EBC_PB1AP 0x01004380 |
f14ae418 | 528 | #define CONFIG_SYS_EBC_PB1CR (CONFIG_SYS_LIME_BASE_0 | 0xbc000) |
b765ffb7 SR |
529 | |
530 | /* Memory Bank 2 (FPGA) initialization */ | |
6d0f6bcf JCPV |
531 | #define CONFIG_SYS_EBC_PB2AP 0x01004400 |
532 | #define CONFIG_SYS_EBC_PB2CR (CONFIG_SYS_FPGA_BASE_0 | 0x1c000) | |
b765ffb7 SR |
533 | |
534 | /* Memory Bank 3 (FPGA2) initialization */ | |
6d0f6bcf JCPV |
535 | #define CONFIG_SYS_EBC_PB3AP 0x01004400 |
536 | #define CONFIG_SYS_EBC_PB3CR (CONFIG_SYS_FPGA_BASE_1 | 0x1c000) | |
b765ffb7 | 537 | |
6d0f6bcf | 538 | #define CONFIG_SYS_EBC_CFG 0xb8400000 |
b765ffb7 | 539 | |
f14ae418 | 540 | /* |
04e6c38b | 541 | * Graphics (Fujitsu Lime) |
f14ae418 SL |
542 | */ |
543 | /* SDRAM Clock frequency adjustment register */ | |
544 | #define CONFIG_SYS_LIME_SDRAM_CLOCK 0xC1FC0038 | |
545 | #if 1 /* 133MHz is not tested enough, use 100MHz for now */ | |
b66091de | 546 | /* Lime Clock frequency is to set 100MHz */ |
6d0f6bcf | 547 | #define CONFIG_SYS_LIME_CLOCK_100MHZ 0x00000 |
f14ae418 | 548 | #else |
b66091de | 549 | /* Lime Clock frequency for 133MHz */ |
6d0f6bcf | 550 | #define CONFIG_SYS_LIME_CLOCK_133MHZ 0x10000 |
b66091de | 551 | #endif |
04e6c38b | 552 | |
f14ae418 SL |
553 | /* SDRAM Parameter register */ |
554 | #define CONFIG_SYS_LIME_MMR 0xC1FCFFFC | |
555 | /* | |
556 | * SDRAM parameter value; was 0x414FB7F2, caused several vertical bars | |
557 | * and pixel flare on display when 133MHz was configured. According to | |
558 | * SDRAM chip datasheet CAS Latency is 3 for 133MHz and -75 Speed | |
559 | * Grade | |
560 | */ | |
6d0f6bcf | 561 | #ifdef CONFIG_SYS_LIME_CLOCK_133MHZ |
c28d3bbe WG |
562 | #define CONFIG_SYS_MB862xx_MMR 0x414FB7F3 |
563 | #define CONFIG_SYS_MB862xx_CCF CONFIG_SYS_LIME_CLOCK_133MHZ | |
b66091de | 564 | #else |
c28d3bbe WG |
565 | #define CONFIG_SYS_MB862xx_MMR 0x414FB7F2 |
566 | #define CONFIG_SYS_MB862xx_CCF CONFIG_SYS_LIME_CLOCK_100MHZ | |
b66091de | 567 | #endif |
04e6c38b | 568 | |
f14ae418 | 569 | /* |
b765ffb7 | 570 | * GPIO Setup |
f14ae418 | 571 | */ |
6d0f6bcf JCPV |
572 | #define CONFIG_SYS_GPIO_PHY1_RST 12 |
573 | #define CONFIG_SYS_GPIO_FLASH_WP 14 | |
574 | #define CONFIG_SYS_GPIO_PHY0_RST 22 | |
575 | #define CONFIG_SYS_GPIO_DSPIC_READY 51 | |
f14ae418 SL |
576 | #define CONFIG_SYS_GPIO_CAN_ENABLE 53 |
577 | #define CONFIG_SYS_GPIO_LSB_ENABLE 54 | |
6d0f6bcf JCPV |
578 | #define CONFIG_SYS_GPIO_EEPROM_EXT_WP 55 |
579 | #define CONFIG_SYS_GPIO_HIGHSIDE 56 | |
580 | #define CONFIG_SYS_GPIO_EEPROM_INT_WP 57 | |
581 | #define CONFIG_SYS_GPIO_BOARD_RESET 58 | |
582 | #define CONFIG_SYS_GPIO_LIME_S 59 | |
583 | #define CONFIG_SYS_GPIO_LIME_RST 60 | |
584 | #define CONFIG_SYS_GPIO_SYSMON_STATUS 62 | |
585 | #define CONFIG_SYS_GPIO_WATCHDOG 63 | |
b765ffb7 | 586 | |
f14ae418 | 587 | /* |
b765ffb7 SR |
588 | * PPC440 GPIO Configuration |
589 | */ | |
6d0f6bcf | 590 | #define CONFIG_SYS_4xx_GPIO_TABLE { /* Out GPIO Alternate1 Alternate2 Alternate3 */ \ |
b765ffb7 SR |
591 | { \ |
592 | /* GPIO Core 0 */ \ | |
593 | {GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO0 EBC_ADDR(7) DMA_REQ(2) */ \ | |
594 | {GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO1 EBC_ADDR(6) DMA_ACK(2) */ \ | |
595 | {GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO2 EBC_ADDR(5) DMA_EOT/TC(2) */ \ | |
596 | {GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO3 EBC_ADDR(4) DMA_REQ(3) */ \ | |
597 | {GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO4 EBC_ADDR(3) DMA_ACK(3) */ \ | |
598 | {GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO5 EBC_ADDR(2) DMA_EOT/TC(3) */ \ | |
599 | {GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO6 EBC_CS_N(1) */ \ | |
600 | {GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO7 EBC_CS_N(2) */ \ | |
601 | {GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO8 EBC_CS_N(3) */ \ | |
602 | {GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO9 EBC_CS_N(4) */ \ | |
603 | {GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO10 EBC_CS_N(5) */ \ | |
604 | {GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO11 EBC_BUS_ERR */ \ | |
605 | {GPIO0_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_0}, /* GPIO12 */ \ | |
606 | {GPIO0_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_0}, /* GPIO13 */ \ | |
607 | {GPIO0_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_1}, /* GPIO14 */ \ | |
20d500d5 | 608 | {GPIO0_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_1}, /* GPIO15 */ \ |
1636d1c8 | 609 | {GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO16 GMCTxD(4) */ \ |
b765ffb7 SR |
610 | {GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO17 GMCTxD(5) */ \ |
611 | {GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO18 GMCTxD(6) */ \ | |
612 | {GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO19 GMCTxD(7) */ \ | |
613 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO20 RejectPkt0 */ \ | |
614 | {GPIO0_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO21 RejectPkt1 */ \ | |
615 | {GPIO0_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_0}, /* GPIO22 */ \ | |
616 | {GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO23 SCPD0 */ \ | |
617 | {GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO24 GMCTxD(2) */ \ | |
618 | {GPIO0_BASE, GPIO_OUT, GPIO_ALT1, GPIO_OUT_0}, /* GPIO25 GMCTxD(3) */ \ | |
619 | {GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO26 */ \ | |
620 | {GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO27 EXT_EBC_REQ USB2D_RXERROR */ \ | |
621 | {GPIO0_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_0}, /* GPIO28 USB2D_TXVALID */ \ | |
622 | {GPIO0_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_0}, /* GPIO29 EBC_EXT_HDLA USB2D_PAD_SUSPNDM */ \ | |
623 | {GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO30 EBC_EXT_ACK USB2D_XCVRSELECT*/ \ | |
624 | {GPIO0_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO31 EBC_EXR_BUSREQ USB2D_TERMSELECT*/ \ | |
625 | }, \ | |
626 | { \ | |
627 | /* GPIO Core 1 */ \ | |
628 | {GPIO1_BASE, GPIO_IN , GPIO_ALT2, GPIO_OUT_0}, /* GPIO32 USB2D_OPMODE0 EBC_DATA(2) */ \ | |
629 | {GPIO1_BASE, GPIO_IN , GPIO_ALT2, GPIO_OUT_0}, /* GPIO33 USB2D_OPMODE1 EBC_DATA(3) */ \ | |
630 | {GPIO1_BASE, GPIO_OUT, GPIO_ALT3, GPIO_OUT_0}, /* GPIO34 UART0_DCD_N UART1_DSR_CTS_N UART2_SOUT*/ \ | |
631 | {GPIO1_BASE, GPIO_IN , GPIO_ALT3, GPIO_OUT_0}, /* GPIO35 UART0_8PIN_DSR_N UART1_RTS_DTR_N UART2_SIN*/ \ | |
632 | {GPIO1_BASE, GPIO_IN , GPIO_ALT2, GPIO_OUT_0}, /* GPIO36 UART0_8PIN_CTS_N EBC_DATA(0) UART3_SIN*/ \ | |
633 | {GPIO1_BASE, GPIO_OUT, GPIO_ALT2, GPIO_OUT_0}, /* GPIO37 UART0_RTS_N EBC_DATA(1) UART3_SOUT*/ \ | |
634 | {GPIO1_BASE, GPIO_OUT, GPIO_ALT2, GPIO_OUT_0}, /* GPIO38 UART0_DTR_N UART1_SOUT */ \ | |
635 | {GPIO1_BASE, GPIO_IN , GPIO_ALT2, GPIO_OUT_0}, /* GPIO39 UART0_RI_N UART1_SIN */ \ | |
636 | {GPIO1_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO40 UIC_IRQ(0) */ \ | |
637 | {GPIO1_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO41 UIC_IRQ(1) */ \ | |
638 | {GPIO1_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO42 UIC_IRQ(2) */ \ | |
639 | {GPIO1_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO43 UIC_IRQ(3) */ \ | |
640 | {GPIO1_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO44 UIC_IRQ(4) DMA_ACK(1) */ \ | |
641 | {GPIO1_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO45 UIC_IRQ(6) DMA_EOT/TC(1) */ \ | |
642 | {GPIO1_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO46 UIC_IRQ(7) DMA_REQ(0) */ \ | |
643 | {GPIO1_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO47 UIC_IRQ(8) DMA_ACK(0) */ \ | |
644 | {GPIO1_BASE, GPIO_IN , GPIO_ALT1, GPIO_OUT_0}, /* GPIO48 UIC_IRQ(9) DMA_EOT/TC(0) */ \ | |
645 | {GPIO1_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_1}, /* GPIO49 Unselect via TraceSelect Bit */ \ | |
04e6c38b | 646 | {GPIO1_BASE, GPIO_IN, GPIO_SEL , GPIO_OUT_0}, /* GPIO50 Unselect via TraceSelect Bit */ \ |
b765ffb7 SR |
647 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO51 Unselect via TraceSelect Bit */ \ |
648 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO52 Unselect via TraceSelect Bit */ \ | |
20d500d5 | 649 | {GPIO1_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_0}, /* GPIO53 Unselect via TraceSelect Bit */ \ |
b765ffb7 SR |
650 | {GPIO1_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_0}, /* GPIO54 Unselect via TraceSelect Bit */ \ |
651 | {GPIO1_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_1}, /* GPIO55 Unselect via TraceSelect Bit */ \ | |
652 | {GPIO1_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_0}, /* GPIO56 Unselect via TraceSelect Bit */ \ | |
653 | {GPIO1_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_1}, /* GPIO57 Unselect via TraceSelect Bit */ \ | |
3e954beb | 654 | {GPIO1_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_0}, /* GPIO58 Unselect via TraceSelect Bit */ \ |
b765ffb7 SR |
655 | {GPIO1_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_0}, /* GPIO59 Unselect via TraceSelect Bit */ \ |
656 | {GPIO1_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_0}, /* GPIO60 Unselect via TraceSelect Bit */ \ | |
657 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO61 Unselect via TraceSelect Bit */ \ | |
658 | {GPIO1_BASE, GPIO_IN , GPIO_SEL , GPIO_OUT_0}, /* GPIO62 Unselect via TraceSelect Bit */ \ | |
659 | {GPIO1_BASE, GPIO_OUT, GPIO_SEL , GPIO_OUT_0}, /* GPIO63 Unselect via TraceSelect Bit */ \ | |
660 | } \ | |
661 | } | |
662 | ||
a22d4da9 | 663 | #if defined(CONFIG_CMD_KGDB) |
b765ffb7 SR |
664 | #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */ |
665 | #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */ | |
666 | #endif | |
667 | #endif /* __CONFIG_H */ |