]>
Commit | Line | Data |
---|---|---|
0f83b365 | 1 | /* |
2a4058c2 | 2 | * Aries M53 configuration |
0f83b365 MV |
3 | * Copyright (C) 2012-2013 Marek Vasut <marex@denx.de> |
4 | * | |
3765b3e7 | 5 | * SPDX-License-Identifier: GPL-2.0+ |
0f83b365 MV |
6 | */ |
7 | ||
8 | #ifndef __M53EVK_CONFIG_H__ | |
9 | #define __M53EVK_CONFIG_H__ | |
10 | ||
0f83b365 MV |
11 | #include <asm/arch/imx-regs.h> |
12 | ||
0f83b365 | 13 | #define CONFIG_REVISION_TAG |
18fb0e3c | 14 | #define CONFIG_SYS_FSL_CLK |
0f83b365 | 15 | |
62d3c2d6 MV |
16 | #define CONFIG_TIMESTAMP /* Print image info with timestamp */ |
17 | ||
0f83b365 MV |
18 | /* |
19 | * Memory configurations | |
20 | */ | |
21 | #define CONFIG_NR_DRAM_BANKS 2 | |
22 | #define PHYS_SDRAM_1 CSD0_BASE_ADDR | |
97334c66 | 23 | #define PHYS_SDRAM_1_SIZE (gd->bd->bi_dram[0].size) |
0f83b365 | 24 | #define PHYS_SDRAM_2 CSD1_BASE_ADDR |
97334c66 MV |
25 | #define PHYS_SDRAM_2_SIZE (gd->bd->bi_dram[1].size) |
26 | #define PHYS_SDRAM_SIZE (gd->ram_size) | |
0f83b365 MV |
27 | #define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024) |
28 | #define CONFIG_SYS_MEMTEST_START 0x70000000 | |
2f844e76 | 29 | #define CONFIG_SYS_MEMTEST_END 0x8ff00000 |
0f83b365 MV |
30 | |
31 | #define CONFIG_SYS_SDRAM_BASE (PHYS_SDRAM_1) | |
32 | #define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR) | |
33 | #define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE) | |
34 | ||
35 | #define CONFIG_SYS_INIT_SP_OFFSET \ | |
36 | (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) | |
37 | #define CONFIG_SYS_INIT_SP_ADDR \ | |
38 | (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET) | |
39 | ||
0f83b365 MV |
40 | /* |
41 | * U-Boot general configurations | |
42 | */ | |
0f83b365 | 43 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O buffer size */ |
0f83b365 MV |
44 | #define CONFIG_SYS_MAXARGS 32 /* Max number of command args */ |
45 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE | |
46 | /* Boot argument buffer size */ | |
0f83b365 MV |
47 | |
48 | /* | |
49 | * Serial Driver | |
50 | */ | |
51 | #define CONFIG_MXC_UART | |
52 | #define CONFIG_MXC_UART_BASE UART2_BASE | |
53 | #define CONFIG_CONS_INDEX 1 | |
0f83b365 MV |
54 | |
55 | /* | |
56 | * MMC Driver | |
57 | */ | |
58 | #ifdef CONFIG_CMD_MMC | |
0f83b365 MV |
59 | #define CONFIG_FSL_ESDHC |
60 | #define CONFIG_SYS_FSL_ESDHC_ADDR 0 | |
61 | #define CONFIG_SYS_FSL_ESDHC_NUM 1 | |
62 | #endif | |
63 | ||
64 | /* | |
65 | * NAND | |
66 | */ | |
67 | #define CONFIG_ENV_SIZE (16 * 1024) | |
68 | #ifdef CONFIG_CMD_NAND | |
69 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 | |
70 | #define CONFIG_SYS_NAND_BASE NFC_BASE_ADDR_AXI | |
0f83b365 MV |
71 | #define CONFIG_MXC_NAND_REGS_BASE NFC_BASE_ADDR_AXI |
72 | #define CONFIG_MXC_NAND_IP_REGS_BASE NFC_BASE_ADDR | |
73 | #define CONFIG_SYS_NAND_LARGEPAGE | |
74 | #define CONFIG_MXC_NAND_HWECC | |
75 | #define CONFIG_SYS_NAND_USE_FLASH_BBT | |
76 | ||
77 | /* Environment is in NAND */ | |
0f83b365 MV |
78 | #define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE |
79 | #define CONFIG_ENV_SECT_SIZE (128 * 1024) | |
fc23b530 MV |
80 | #define CONFIG_ENV_RANGE (4 * CONFIG_ENV_SECT_SIZE) |
81 | #define CONFIG_ENV_OFFSET (8 * CONFIG_ENV_SECT_SIZE) /* 1 MiB */ | |
0f83b365 MV |
82 | #define CONFIG_ENV_OFFSET_REDUND \ |
83 | (CONFIG_ENV_OFFSET + CONFIG_ENV_RANGE) | |
84 | ||
0f83b365 MV |
85 | #define CONFIG_MTD_DEVICE |
86 | #define CONFIG_MTD_PARTITIONS | |
0f83b365 MV |
87 | #endif |
88 | ||
89 | /* | |
90 | * Ethernet on SOC (FEC) | |
91 | */ | |
92 | #ifdef CONFIG_CMD_NET | |
93 | #define CONFIG_FEC_MXC | |
94 | #define IMX_FEC_BASE FEC_BASE_ADDR | |
95 | #define CONFIG_FEC_MXC_PHYADDR 0x0 | |
96 | #define CONFIG_MII | |
97 | #define CONFIG_DISCOVER_PHY | |
98 | #define CONFIG_FEC_XCV_TYPE RMII | |
85d8a5fc | 99 | #define CONFIG_ETHPRIME "FEC0" |
0f83b365 MV |
100 | #endif |
101 | ||
102 | /* | |
103 | * I2C | |
104 | */ | |
105 | #ifdef CONFIG_CMD_I2C | |
b089d039 | 106 | #define CONFIG_SYS_I2C |
107 | #define CONFIG_SYS_I2C_MXC | |
03544c66 AA |
108 | #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */ |
109 | #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */ | |
f8cb101e | 110 | #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */ |
25fe0572 | 111 | #define CONFIG_SYS_RTC_BUS_NUM 1 /* I2C2 */ |
0f83b365 MV |
112 | #endif |
113 | ||
114 | /* | |
115 | * RTC | |
116 | */ | |
117 | #ifdef CONFIG_CMD_DATE | |
118 | #define CONFIG_RTC_M41T62 | |
119 | #define CONFIG_SYS_I2C_RTC_ADDR 0x68 | |
120 | #define CONFIG_SYS_M41T11_BASE_YEAR 2000 | |
121 | #endif | |
122 | ||
123 | /* | |
124 | * USB | |
125 | */ | |
126 | #ifdef CONFIG_CMD_USB | |
0f83b365 | 127 | #define CONFIG_USB_EHCI_MX5 |
0f83b365 MV |
128 | #define CONFIG_MXC_USB_PORT 1 |
129 | #define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW) | |
130 | #define CONFIG_MXC_USB_FLAGS 0 | |
131 | #endif | |
132 | ||
133 | /* | |
134 | * SATA | |
135 | */ | |
136 | #ifdef CONFIG_CMD_SATA | |
0f83b365 MV |
137 | #define CONFIG_SYS_SATA_MAX_DEVICE 1 |
138 | #define CONFIG_DWC_AHSATA_PORT_ID 0 | |
139 | #define CONFIG_DWC_AHSATA_BASE_ADDR SATA_BASE_ADDR | |
140 | #define CONFIG_LBA48 | |
0f83b365 MV |
141 | #endif |
142 | ||
502a710f MV |
143 | /* |
144 | * LCD | |
145 | */ | |
146 | #ifdef CONFIG_VIDEO | |
147 | #define CONFIG_VIDEO_IPUV3 | |
502a710f | 148 | #define CONFIG_VIDEO_BMP_RLE8 |
62d3c2d6 | 149 | #define CONFIG_VIDEO_BMP_GZIP |
502a710f | 150 | #define CONFIG_SPLASH_SCREEN |
62d3c2d6 MV |
151 | #define CONFIG_SPLASHIMAGE_GUARD |
152 | #define CONFIG_SPLASH_SCREEN_ALIGN | |
502a710f MV |
153 | #define CONFIG_BMP_16BPP |
154 | #define CONFIG_VIDEO_LOGO | |
62d3c2d6 | 155 | #define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE (2 << 20) |
502a710f MV |
156 | #endif |
157 | ||
0f83b365 MV |
158 | /* |
159 | * Boot Linux | |
160 | */ | |
161 | #define CONFIG_CMDLINE_TAG | |
162 | #define CONFIG_INITRD_TAG | |
163 | #define CONFIG_REVISION_TAG | |
164 | #define CONFIG_SETUP_MEMORY_TAGS | |
85d8a5fc | 165 | #define CONFIG_BOOTFILE "fitImage" |
0f83b365 | 166 | #define CONFIG_LOADADDR 0x70800000 |
85d8a5fc | 167 | #define CONFIG_BOOTCOMMAND "run mmc_mmc" |
0f83b365 | 168 | #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR |
0f83b365 MV |
169 | |
170 | /* | |
171 | * NAND SPL | |
172 | */ | |
0f83b365 | 173 | #define CONFIG_SPL_TARGET "u-boot-with-nand-spl.imx" |
0f83b365 MV |
174 | #define CONFIG_SPL_TEXT_BASE 0x70008000 |
175 | #define CONFIG_SPL_PAD_TO 0x8000 | |
176 | #define CONFIG_SPL_STACK 0x70004000 | |
0f83b365 MV |
177 | |
178 | #define CONFIG_SYS_NAND_U_BOOT_OFFS CONFIG_SPL_PAD_TO | |
179 | #define CONFIG_SYS_NAND_PAGE_SIZE 2048 | |
180 | #define CONFIG_SYS_NAND_OOBSIZE 64 | |
181 | #define CONFIG_SYS_NAND_PAGE_COUNT 64 | |
182 | #define CONFIG_SYS_NAND_SIZE (256 * 1024 * 1024) | |
183 | #define CONFIG_SYS_NAND_BAD_BLOCK_POS 0 | |
184 | ||
85d8a5fc LR |
185 | /* |
186 | * Extra Environments | |
187 | */ | |
188 | #define CONFIG_PREBOOT "run try_bootscript" | |
189 | #define CONFIG_HOSTNAME m53evk | |
190 | ||
191 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
192 | "consdev=ttymxc1\0" \ | |
193 | "baudrate=115200\0" \ | |
194 | "bootscript=boot.scr\0" \ | |
195 | "bootdev=/dev/mmcblk0p1\0" \ | |
196 | "rootdev=/dev/mmcblk0p2\0" \ | |
197 | "netdev=eth0\0" \ | |
198 | "rootpath=/opt/eldk-5.5/armv7a-hf/rootfs-qte-sdk\0" \ | |
199 | "kernel_addr_r=0x72000000\0" \ | |
200 | "addcons=" \ | |
201 | "setenv bootargs ${bootargs} " \ | |
202 | "console=${consdev},${baudrate}\0" \ | |
203 | "addip=" \ | |
204 | "setenv bootargs ${bootargs} " \ | |
205 | "ip=${ipaddr}:${serverip}:${gatewayip}:" \ | |
206 | "${netmask}:${hostname}:${netdev}:off\0" \ | |
207 | "addmisc=" \ | |
208 | "setenv bootargs ${bootargs} ${miscargs}\0" \ | |
209 | "adddfltmtd=" \ | |
210 | "if test \"x${mtdparts}\" == \"x\" ; then " \ | |
211 | "mtdparts default ; " \ | |
212 | "fi\0" \ | |
213 | "addmtd=" \ | |
214 | "run adddfltmtd ; " \ | |
215 | "setenv bootargs ${bootargs} ${mtdparts}\0" \ | |
216 | "addargs=run addcons addmtd addmisc\0" \ | |
217 | "mmcload=" \ | |
218 | "mmc rescan ; " \ | |
febae49a | 219 | "load mmc 0:1 ${kernel_addr_r} ${bootfile}\0" \ |
85d8a5fc LR |
220 | "ubiload=" \ |
221 | "ubi part UBI ; ubifsmount ubi0:rootfs ; " \ | |
222 | "ubifsload ${kernel_addr_r} /boot/${bootfile}\0" \ | |
223 | "netload=" \ | |
224 | "tftp ${kernel_addr_r} ${hostname}/${bootfile}\0" \ | |
225 | "miscargs=nohlt panic=1\0" \ | |
226 | "mmcargs=setenv bootargs root=${rootdev} rw rootwait\0" \ | |
227 | "ubiargs=" \ | |
228 | "setenv bootargs ubi.mtd=5 " \ | |
229 | "root=ubi0:rootfs rootfstype=ubifs\0" \ | |
230 | "nfsargs=" \ | |
231 | "setenv bootargs root=/dev/nfs rw " \ | |
232 | "nfsroot=${serverip}:${rootpath},v3,tcp\0" \ | |
233 | "mmc_mmc=" \ | |
234 | "run mmcload mmcargs addargs ; " \ | |
235 | "bootm ${kernel_addr_r}\0" \ | |
236 | "mmc_ubi=" \ | |
237 | "run mmcload ubiargs addargs ; " \ | |
238 | "bootm ${kernel_addr_r}\0" \ | |
239 | "mmc_nfs=" \ | |
240 | "run mmcload nfsargs addip addargs ; " \ | |
241 | "bootm ${kernel_addr_r}\0" \ | |
242 | "ubi_mmc=" \ | |
243 | "run ubiload mmcargs addargs ; " \ | |
244 | "bootm ${kernel_addr_r}\0" \ | |
245 | "ubi_ubi=" \ | |
246 | "run ubiload ubiargs addargs ; " \ | |
247 | "bootm ${kernel_addr_r}\0" \ | |
248 | "ubi_nfs=" \ | |
249 | "run ubiload nfsargs addip addargs ; " \ | |
250 | "bootm ${kernel_addr_r}\0" \ | |
251 | "net_mmc=" \ | |
252 | "run netload mmcargs addargs ; " \ | |
253 | "bootm ${kernel_addr_r}\0" \ | |
254 | "net_ubi=" \ | |
255 | "run netload ubiargs addargs ; " \ | |
256 | "bootm ${kernel_addr_r}\0" \ | |
257 | "net_nfs=" \ | |
258 | "run netload nfsargs addip addargs ; " \ | |
259 | "bootm ${kernel_addr_r}\0" \ | |
260 | "try_bootscript=" \ | |
261 | "mmc rescan;" \ | |
14b256e5 | 262 | "if test -e mmc 0:1 ${bootscript} ; then " \ |
febae49a | 263 | "if load mmc 0:1 ${kernel_addr_r} ${bootscript};" \ |
252499e6 MV |
264 | "then ; " \ |
265 | "echo Running bootscript... ; " \ | |
266 | "source ${kernel_addr_r} ; " \ | |
14b256e5 | 267 | "fi ; " \ |
85d8a5fc LR |
268 | "fi\0" |
269 | ||
0f83b365 | 270 | #endif /* __M53EVK_CONFIG_H__ */ |