]>
Commit | Line | Data |
---|---|---|
53d4a498 BS |
1 | /* |
2 | * (C) Copyright 2003-2007 | |
3 | * Wolfgang Denk, DENX Software Engineering, wd@denx.de. | |
4 | * | |
5 | * Based on PRO Motion board config file by Andy Joseph, andy@promessdev.com | |
6 | * | |
7 | * See file CREDITS for list of people who contributed to this | |
8 | * project. | |
9 | * | |
10 | * This program is free software; you can redistribute it and/or | |
11 | * modify it under the terms of the GNU General Public License as | |
12 | * published by the Free Software Foundation; either version 2 of | |
13 | * the License, or (at your option) any later version. | |
14 | * | |
15 | * This program is distributed in the hope that it will be useful, | |
16 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
17 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
18 | * GNU General Public License for more details. | |
19 | * | |
20 | * You should have received a copy of the GNU General Public License | |
21 | * along with this program; if not, write to the Free Software | |
22 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
23 | * MA 02111-1307 USA | |
24 | */ | |
25 | ||
26 | #ifndef __CONFIG_H | |
27 | #define __CONFIG_H | |
28 | ||
53d4a498 BS |
29 | /* |
30 | * High Level Configuration Options | |
31 | */ | |
32 | ||
53d4a498 BS |
33 | /* CPU and board */ |
34 | #define CONFIG_MPC5xxx 1 /* This is an MPC5xxx CPU */ | |
35 | #define CONFIG_MPC5200 1 /* More exactly a MPC5200 */ | |
36 | #define CONFIG_MOTIONPRO 1 /* ... on Promess Motion-PRO board */ | |
37 | ||
38 | ||
39 | /* | |
40 | * Supported commands | |
41 | */ | |
42 | #define CONFIG_COMMANDS (CONFIG_CMD_DFL | \ | |
43 | CFG_CMD_ASKENV | \ | |
44 | CFG_CMD_DHCP | \ | |
45 | CFG_CMD_REGINFO | \ | |
46 | CFG_CMD_IMMAP | \ | |
47 | CFG_CMD_ELF | \ | |
48 | CFG_CMD_MII | \ | |
49 | CFG_CMD_BEDBUG | \ | |
50 | CFG_CMD_NET | \ | |
fa5c2ba1 BS |
51 | CFG_CMD_PING | \ |
52 | CFG_CMD_IDE | \ | |
de1de02a | 53 | CFG_CMD_FAT | \ |
7d98ba77 | 54 | CFG_CMD_JFFS2 | \ |
de1de02a PK |
55 | CFG_CMD_I2C | \ |
56 | CFG_CMD_DATE | \ | |
93b78f53 BS |
57 | CFG_CMD_EEPROM | \ |
58 | CFG_CMD_DTT) | |
53d4a498 BS |
59 | |
60 | /* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */ | |
61 | #include <cmd_confdefs.h> | |
62 | ||
63 | ||
64 | /* | |
65 | * Serial console configuration | |
66 | */ | |
67 | #define CONFIG_PSC_CONSOLE 1 /* console is on PSC1 */ | |
68 | #define CONFIG_NETCONSOLE 1 /* network console */ | |
69 | #define CONFIG_BAUDRATE 115200 | |
70 | #define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 } | |
71 | ||
72 | ||
73 | /* | |
74 | * Ethernet configuration | |
75 | */ | |
76 | #define CONFIG_MPC5xxx_FEC 1 | |
77 | #define CONFIG_PHY_ADDR 0x2 | |
78 | #define CONFIG_PHY_TYPE 0x79c874 | |
c00125e0 | 79 | #define CONFIG_RESET_PHY_R 1 |
53d4a498 BS |
80 | |
81 | /* | |
82 | * Autobooting | |
83 | */ | |
84 | #define CONFIG_BOOTDELAY 2 /* autoboot after 2 seconds */ | |
85 | #define CONFIG_AUTOBOOT_KEYED | |
86 | #define CONFIG_AUTOBOOT_STOP_STR "\x1b\x1b" | |
87 | #define DEBUG_BOOTKEYS 0 | |
88 | #undef CONFIG_AUTOBOOT_DELAY_STR | |
89 | #undef CONFIG_BOOTARGS | |
90 | #define CONFIG_AUTOBOOT_PROMPT "Autobooting in %d seconds, " \ | |
91 | "press \"<Esc><Esc>\" to stop\n" | |
92 | ||
93 | #define CONFIG_ETHADDR 00:50:C2:40:10:00 | |
94 | #define CONFIG_OVERWRITE_ETHADDR_ONCE 1 | |
95 | #define CONFIG_VERSION_VARIABLE 1 /* include version env variable */ | |
96 | ||
97 | ||
98 | /* | |
99 | * Default environment settings | |
100 | */ | |
101 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
53d4a498 BS |
102 | "netdev=eth0\0" \ |
103 | "hostname=motionpro\0" \ | |
104 | "netmask=255.255.0.0\0" \ | |
105 | "ipaddr=192.168.160.22\0" \ | |
106 | "serverip=192.168.1.1\0" \ | |
107 | "gatewayip=192.168.1.1\0" \ | |
1f1369c3 | 108 | "console=ttyPSC0,115200\0" \ |
53d4a498 | 109 | "u-boot_addr=100000\0" \ |
1f1369c3 BS |
110 | "kernel_addr=200000\0" \ |
111 | "fdt_addr=400000\0" \ | |
112 | "ramdisk_addr=500000\0" \ | |
fa5c2ba1 | 113 | "multi_image_addr=800000\0" \ |
53d4a498 | 114 | "rootpath=/opt/eldk-4.1/ppc_6xx\0" \ |
53d4a498 | 115 | "u-boot=/tftpboot/motionpro/u-boot.bin\0" \ |
1f1369c3 BS |
116 | "bootfile=/tftpboot/motionpro/uImage\0" \ |
117 | "fdt_file=/tftpboot/motionpro/motionpro.dtb\0" \ | |
118 | "ramdisk_file=/tftpboot/motionpro/uRamdisk\0" \ | |
fa5c2ba1 | 119 | "multi_image_file=kernel+initrd+dtb.img\0" \ |
53d4a498 BS |
120 | "load=tftp $(u-boot_addr) $(u-boot)\0" \ |
121 | "update=prot off fff00000 fff3ffff; era fff00000 fff3ffff; " \ | |
122 | "cp.b $(u-boot_addr) fff00000 $(filesize);" \ | |
123 | "prot on fff00000 fff3ffff\0" \ | |
124 | "ramargs=setenv bootargs root=/dev/ram rw\0" \ | |
53d4a498 BS |
125 | "nfsargs=setenv bootargs root=/dev/nfs rw " \ |
126 | "nfsroot=$(serverip):$(rootpath)\0" \ | |
fa5c2ba1 | 127 | "fat_args=setenv bootargs rw\0" \ |
1f1369c3 BS |
128 | "addip=setenv bootargs $(bootargs) " \ |
129 | "ip=$(ipaddr):$(serverip):$(gatewayip):" \ | |
130 | "$(netmask):$(hostname):$(netdev):off panic=1 " \ | |
131 | "console=$(console)\0" \ | |
132 | "net_nfs=tftp $(kernel_addr) $(bootfile); " \ | |
133 | "tftp $(fdt_addr) $(fdt_file); run nfsargs addip; " \ | |
134 | "bootm $(kernel_addr) - $(fdt_addr)\0" \ | |
135 | "net_self=tftp $(kernel_addr) $(bootfile); " \ | |
136 | "tftp $(fdt_addr) $(fdt_file); " \ | |
137 | "tftp $(ramdisk_addr) $(ramdisk_file); " \ | |
138 | "run ramargs addip; " \ | |
139 | "bootm $(kernel_addr) $(ramdisk_addr) $(fdt_addr)\0" \ | |
fa5c2ba1 BS |
140 | "fat_multi=run fat_args addip; fatload ide 0:1 " \ |
141 | "${multi_image_addr} ${multi_image_file}; " \ | |
142 | "bootm ${multi_image_addr}\0" \ | |
53d4a498 BS |
143 | "" |
144 | #define CONFIG_BOOTCOMMAND "run net_nfs" | |
145 | ||
53d4a498 BS |
146 | /* |
147 | * do board-specific init | |
148 | */ | |
149 | #define CONFIG_BOARD_EARLY_INIT_R 1 | |
150 | ||
151 | ||
152 | /* | |
153 | * Low level configuration | |
154 | */ | |
155 | ||
156 | ||
157 | /* | |
158 | * Clock configuration: SYS_XTALIN = 25MHz | |
159 | */ | |
160 | #define CFG_MPC5XXX_CLKIN 25000000 | |
161 | ||
06241d50 BS |
162 | |
163 | /* | |
c99512d6 | 164 | * Set IPB speed to 100MHz |
06241d50 | 165 | */ |
c99512d6 | 166 | #define CFG_IPBCLK_EQUALS_XLBCLK |
06241d50 BS |
167 | |
168 | ||
53d4a498 BS |
169 | /* |
170 | * Memory map | |
171 | */ | |
172 | /* | |
173 | * Warning!!! with the current BestComm Task, MBAR MUST BE set to 0xf0000000. | |
174 | * Setting MBAR to otherwise will cause system hang when using SmartDMA such | |
175 | * as network commands. | |
176 | */ | |
177 | #define CFG_MBAR 0xf0000000 | |
178 | #define CFG_SDRAM_BASE 0x00000000 | |
179 | ||
180 | /* | |
181 | * If building for running out of SDRAM, then MBAR has been set up beforehand | |
182 | * (e.g., by the BDI). Otherwise we must specify the default boot-up value of | |
183 | * MBAR, as given in the doccumentation. | |
184 | */ | |
185 | #if TEXT_BASE == 0x00100000 | |
186 | #define CFG_DEFAULT_MBAR 0xf0000000 | |
187 | #else /* TEXT_BASE != 0x00100000 */ | |
188 | #define CFG_DEFAULT_MBAR 0x80000000 | |
189 | #define CFG_LOWBOOT 1 | |
190 | #endif /* TEXT_BASE == 0x00100000 */ | |
191 | ||
192 | /* Use SRAM until RAM will be available */ | |
193 | #define CFG_INIT_RAM_ADDR MPC5XXX_SRAM | |
194 | #define CFG_INIT_RAM_END MPC5XXX_SRAM_SIZE | |
195 | ||
196 | #define CFG_GBL_DATA_SIZE 128 /* size in bytes for initial data */ | |
197 | #define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE) | |
198 | #define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET | |
199 | ||
200 | #define CFG_MONITOR_BASE TEXT_BASE | |
201 | #if (CFG_MONITOR_BASE < CFG_FLASH_BASE) | |
202 | #define CFG_RAMBOOT 1 | |
203 | #endif | |
204 | ||
205 | #define CFG_MONITOR_LEN (256 << 10) /* 256 kB for Monitor */ | |
206 | #define CFG_MALLOC_LEN (128 << 10) /* 128 kB for malloc() */ | |
207 | #define CFG_BOOTMAPSZ (8 << 20) /* initial mem map for Linux */ | |
208 | ||
209 | ||
210 | /* | |
211 | * Chip selects configuration | |
212 | */ | |
213 | /* Boot Chipselect */ | |
214 | #define CFG_BOOTCS_START CFG_FLASH_BASE | |
215 | #define CFG_BOOTCS_SIZE CFG_FLASH_SIZE | |
216 | #define CFG_BOOTCS_CFG 0x03035D00 | |
217 | ||
218 | /* Flash memory addressing */ | |
219 | #define CFG_CS0_START CFG_FLASH_BASE | |
220 | #define CFG_CS0_SIZE CFG_FLASH_SIZE | |
221 | #define CFG_CS0_CFG CFG_BOOTCS_CFG | |
222 | ||
223 | /* Dual Port SRAM -- Kollmorgen Drive memory addressing */ | |
224 | #define CFG_CS1_START 0x50000000 | |
225 | #define CFG_CS1_SIZE 0x10000 | |
226 | #define CFG_CS1_CFG 0x05055800 | |
227 | ||
228 | /* Local register access */ | |
229 | #define CFG_CS2_START 0x50010000 | |
230 | #define CFG_CS2_SIZE 0x10000 | |
231 | #define CFG_CS2_CFG 0x05055800 | |
232 | ||
233 | /* Anybus CompactCom Module memory addressing */ | |
234 | #define CFG_CS3_START 0x50020000 | |
235 | #define CFG_CS3_SIZE 0x10000 | |
236 | #define CFG_CS3_CFG 0x05055800 | |
237 | ||
238 | /* No burst and dead cycle = 2 for all CSs */ | |
239 | #define CFG_CS_BURST 0x00000000 | |
240 | #define CFG_CS_DEADCYCLE 0x22222222 | |
241 | ||
242 | ||
243 | /* | |
244 | * SDRAM configuration | |
245 | */ | |
246 | /* 2 x MT48LC16M16A2BG-75 IT:D, CASL 2, 32 bit data bus */ | |
247 | #define SDRAM_CONFIG1 0x52222600 | |
248 | #define SDRAM_CONFIG2 0x88b70000 | |
249 | #define SDRAM_CONTROL 0x50570000 | |
250 | #define SDRAM_MODE 0x008d0000 | |
251 | ||
252 | ||
253 | /* | |
254 | * Flash configuration | |
255 | */ | |
256 | #define CFG_FLASH_CFI 1 /* Flash is CFI conformant */ | |
257 | #define CFG_FLASH_CFI_DRIVER 1 | |
258 | #define CFG_FLASH_BASE 0xff000000 | |
259 | #define CFG_FLASH_SIZE 0x01000000 | |
260 | #define CFG_MAX_FLASH_BANKS 1 /* max num of memory banks */ | |
261 | #define CFG_FLASH_BANKS_LIST { CFG_FLASH_BASE } | |
262 | #define CFG_MAX_FLASH_SECT 256 /* max num of sects on one chip */ | |
263 | #define CONFIG_FLASH_16BIT /* Flash is 16-bit */ | |
264 | ||
7d98ba77 PK |
265 | /* |
266 | * MTD configuration | |
267 | */ | |
268 | #define CONFIG_JFFS2_CMDLINE | |
269 | #define MTDIDS_DEFAULT "nor0=motionpro-0" | |
270 | #define MTDPARTS_DEFAULT "mtdparts=motionpro-0:" \ | |
271 | "13m(fs),2m(kernel),256k(uboot)," \ | |
272 | "64k(env),64k(dtb),-(user_data)" | |
53d4a498 | 273 | |
fa5c2ba1 BS |
274 | /* |
275 | * IDE/ATA configuration | |
276 | */ | |
277 | #define CFG_ATA_BASE_ADDR MPC5XXX_ATA | |
278 | #define CFG_IDE_MAXBUS 1 | |
279 | #define CFG_IDE_MAXDEVICE 1 | |
280 | #define CONFIG_IDE_PREINIT | |
281 | ||
282 | #define CFG_ATA_DATA_OFFSET 0x0060 | |
283 | #define CFG_ATA_REG_OFFSET CFG_ATA_DATA_OFFSET | |
284 | #define CFG_ATA_STRIDE 4 | |
285 | #define CONFIG_DOS_PARTITION | |
286 | ||
287 | ||
de1de02a PK |
288 | /* |
289 | * I2C configuration | |
290 | */ | |
291 | #define CONFIG_HARD_I2C 1 /* I2C with hardware support */ | |
292 | #define CFG_I2C_MODULE 2 /* select I2C module #2 */ | |
293 | #define CFG_I2C_SPEED 100000 /* 100 kHz */ | |
294 | #define CFG_I2C_SLAVE 0x7F | |
295 | ||
296 | ||
297 | /* | |
298 | * EEPROM configuration | |
299 | */ | |
300 | #define CFG_I2C_EEPROM_ADDR_LEN 1 | |
93b78f53 | 301 | #define CFG_EEPROM_PAGE_WRITE_ENABLE 1 /* DTT driver needs this */ |
630ec84a BS |
302 | #define CFG_EEPROM_PAGE_WRITE_BITS 1 /* 2 bytes per write cycle */ |
303 | #define CFG_EEPROM_PAGE_WRITE_DELAY_MS 5 /* 2ms/cycle + 3ms extra */ | |
de1de02a PK |
304 | #define CFG_I2C_MULTI_EEPROMS 1 /* 2 EEPROMs (addr:50,52) */ |
305 | ||
306 | ||
307 | /* | |
308 | * RTC configuration | |
309 | */ | |
310 | #define CONFIG_RTC_DS1337 1 | |
311 | #define CFG_I2C_RTC_ADDR 0x68 | |
312 | ||
313 | ||
a11c0b85 BS |
314 | /* |
315 | * Status LED configuration | |
316 | */ | |
317 | #define CONFIG_STATUS_LED /* Status LED enabled */ | |
318 | #define CONFIG_BOARD_SPECIFIC_LED | |
319 | ||
320 | #define ENABLE_GPIO_OUT 0x00000024 | |
321 | #define LED_ON 0x00000010 | |
322 | ||
323 | #ifndef __ASSEMBLY__ | |
324 | /* | |
325 | * In case of Motion-PRO, a LED is identified by its corresponding | |
326 | * GPT Enable and Mode Select Register. | |
327 | */ | |
328 | typedef volatile unsigned long * led_id_t; | |
329 | ||
330 | extern void __led_init(led_id_t id, int state); | |
331 | extern void __led_toggle(led_id_t id); | |
332 | extern void __led_set(led_id_t id, int state); | |
333 | #endif /* __ASSEMBLY__ */ | |
334 | ||
335 | ||
93b78f53 BS |
336 | /* |
337 | * Temperature sensor | |
338 | */ | |
339 | #define CONFIG_DTT_LM75 1 | |
340 | #define CONFIG_DTT_SENSORS { 0x49 } | |
341 | ||
342 | ||
53d4a498 BS |
343 | /* |
344 | * Environment settings | |
345 | */ | |
346 | #define CFG_ENV_IS_IN_FLASH 1 | |
347 | /* This has to be a multiple of the Flash sector size */ | |
348 | #define CFG_ENV_ADDR (CFG_MONITOR_BASE + CFG_MONITOR_LEN) | |
349 | #define CFG_ENV_SIZE 0x1000 | |
350 | #define CFG_ENV_SECT_SIZE 0x10000 | |
351 | ||
352 | ||
353 | /* | |
354 | * Pin multiplexing configuration | |
355 | */ | |
356 | ||
357 | /* PSC1: UART1 | |
358 | * PSC2: GPIO (default) | |
359 | * PSC3: GPIO (default) | |
360 | * USB: 2xUART4/5 | |
361 | * Ethernet: Ethernet 100Mbit with MD | |
362 | * Timer: CAN2/GPIO | |
363 | * PSC6/IRDA: GPIO (default) | |
364 | */ | |
365 | #define CFG_GPS_PORT_CONFIG 0x1105a004 | |
366 | ||
367 | ||
c75e6396 BS |
368 | /* |
369 | * Motion-PRO's CPLD revision control register | |
370 | */ | |
371 | #define CPLD_REV_REGISTER (CFG_CS2_START + 0x06) | |
372 | ||
373 | ||
53d4a498 BS |
374 | /* |
375 | * Miscellaneous configurable options | |
376 | */ | |
377 | #define CFG_LONGHELP /* undef to save memory */ | |
378 | #define CFG_PROMPT "=> " /* Monitor Command Prompt */ | |
a26eabee | 379 | #define CFG_CBSIZE 1024 /* Console I/O Buffer Size */ |
53d4a498 BS |
380 | #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */ |
381 | #define CFG_MAXARGS 16 /* max number of command args */ | |
382 | #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */ | |
383 | ||
384 | #define CFG_MEMTEST_START 0x00100000 /* memtest works on */ | |
385 | #define CFG_MEMTEST_END 0x03f00000 /* 1 ... 64 MiB in DRAM */ | |
386 | ||
387 | #define CFG_LOAD_ADDR 0x200000 /* default kernel load addr */ | |
388 | ||
389 | #define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */ | |
390 | ||
391 | ||
392 | /* | |
393 | * Various low-level settings | |
394 | */ | |
395 | #define CFG_HID0_INIT HID0_ICE | HID0_ICFI | |
396 | #define CFG_HID0_FINAL HID0_ICE | |
397 | ||
398 | #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */ | |
399 | #define BOOTFLAG_WARM 0x02 /* Software reboot */ | |
400 | ||
401 | #define CFG_CACHELINE_SIZE 32 /* For MPC5xxx CPUs */ | |
402 | ||
403 | ||
404 | /* Not needed for MPC 5xxx U-Boot, but used by tools/updater */ | |
405 | #define CFG_RESET_ADDRESS 0xfff00100 | |
406 | ||
1f1369c3 BS |
407 | /* pass open firmware flat tree */ |
408 | #define CONFIG_OF_FLAT_TREE 1 | |
409 | #define CONFIG_OF_BOARD_SETUP 1 | |
410 | ||
411 | /* maximum size of the flat tree (8K) */ | |
412 | #define OF_FLAT_TREE_MAX_SIZE 8192 | |
413 | #define OF_CPU "PowerPC,5200@0" | |
414 | #define OF_SOC "soc5200@f0000000" | |
415 | #define OF_TBCLK (bd->bi_busfreq / 4) | |
416 | #define OF_STDOUT_PAT "/soc5200@f0000000/serial@2000" | |
417 | ||
53d4a498 | 418 | #endif /* __CONFIG_H */ |