]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/mx53loco.h
mx53: Add Board support for GE PPD
[people/ms/u-boot.git] / include / configs / mx53loco.h
CommitLineData
938080dc
JL
1/*
2 * Copyright (C) 2011 Freescale Semiconductor, Inc.
3 * Jason Liu <r64343@freescale.com>
4 *
5 * Configuration settings for Freescale MX53 low cost board.
6 *
3765b3e7 7 * SPDX-License-Identifier: GPL-2.0+
938080dc
JL
8 */
9
10#ifndef __CONFIG_H
11#define __CONFIG_H
12
9df82896
FE
13#define CONFIG_MACH_TYPE MACH_TYPE_MX53_LOCO
14
938080dc
JL
15#include <asm/arch/imx-regs.h>
16
17#define CONFIG_CMDLINE_TAG
938080dc
JL
18#define CONFIG_SETUP_MEMORY_TAGS
19#define CONFIG_INITRD_TAG
20
18fb0e3c 21#define CONFIG_SYS_FSL_CLK
6ca896f9 22
938080dc 23/* Size of malloc() pool */
f714b0a9 24#define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
938080dc 25
938080dc 26#define CONFIG_MXC_GPIO
54cd1dee 27#define CONFIG_REVISION_TAG
938080dc
JL
28
29#define CONFIG_MXC_UART
40f6fffe 30#define CONFIG_MXC_UART_BASE UART1_BASE
938080dc
JL
31
32/* MMC Configs */
33#define CONFIG_FSL_ESDHC
34#define CONFIG_SYS_FSL_ESDHC_ADDR 0
35#define CONFIG_SYS_FSL_ESDHC_NUM 2
36
938080dc 37/* Eth Configs */
938080dc 38#define CONFIG_MII
938080dc
JL
39
40#define CONFIG_FEC_MXC
41#define IMX_FEC_BASE FEC_BASE_ADDR
42#define CONFIG_FEC_MXC_PHYADDR 0x1F
43
45cf6ada 44/* USB Configs */
45cf6ada 45#define CONFIG_USB_EHCI_MX5
45cf6ada
WG
46#define CONFIG_MXC_USB_PORT 1
47#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
48#define CONFIG_MXC_USB_FLAGS 0
49
e7e33722 50/* I2C Configs */
b089d039 51#define CONFIG_SYS_I2C
52#define CONFIG_SYS_I2C_MXC
03544c66
AA
53#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
54#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
f8cb101e 55#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
e7e33722
FE
56
57/* PMIC Controller */
be3b51aa
ŁM
58#define CONFIG_POWER
59#define CONFIG_POWER_I2C
2988e866 60#define CONFIG_DIALOG_POWER
be3b51aa 61#define CONFIG_POWER_FSL
913702ca 62#define CONFIG_POWER_FSL_MC13892
e7e33722 63#define CONFIG_SYS_DIALOG_PMIC_I2C_ADDR 0x48
5b547f3c 64#define CONFIG_SYS_FSL_PMIC_I2C_ADDR 0x8
e7e33722 65
938080dc
JL
66/* allow to overwrite serial and ethaddr */
67#define CONFIG_ENV_OVERWRITE
68#define CONFIG_CONS_INDEX 1
938080dc
JL
69
70/* Command definition */
ec62c07a 71#define CONFIG_SUPPORT_RAW_INITRD
938080dc 72
938080dc 73
28b119e9 74#define CONFIG_ETHPRIME "FEC0"
938080dc 75
fe51f787 76#define CONFIG_LOADADDR 0x72000000 /* loadaddr env var */
938080dc
JL
77#define CONFIG_SYS_TEXT_BASE 0x77800000
78
79#define CONFIG_EXTRA_ENV_SETTINGS \
80 "script=boot.scr\0" \
f28154b5 81 "image=zImage\0" \
e0df5353
OS
82 "fdt_addr=0x71000000\0" \
83 "boot_fdt=try\0" \
84 "ip_dyn=yes\0" \
938080dc 85 "mmcdev=0\0" \
254fd8da
OS
86 "mmcpart=1\0" \
87 "mmcroot=/dev/mmcblk0p2 rw rootwait\0" \
e0df5353 88 "mmcargs=setenv bootargs console=ttymxc0,${baudrate} root=${mmcroot}\0" \
938080dc 89 "loadbootscript=" \
54e0f96f 90 "load mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
938080dc
JL
91 "bootscript=echo Running bootscript from mmc ...; " \
92 "source\0" \
54e0f96f
GG
93 "loadimage=load mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
94 "loadfdt=load mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
938080dc
JL
95 "mmcboot=echo Booting from mmc ...; " \
96 "run mmcargs; " \
e0df5353
OS
97 "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
98 "if run loadfdt; then " \
f28154b5 99 "bootz ${loadaddr} - ${fdt_addr}; " \
e0df5353
OS
100 "else " \
101 "if test ${boot_fdt} = try; then " \
f28154b5 102 "bootz; " \
e0df5353
OS
103 "else " \
104 "echo WARN: Cannot load the DT; " \
105 "fi; " \
106 "fi; " \
107 "else " \
f28154b5 108 "bootz; " \
e0df5353 109 "fi;\0" \
938080dc
JL
110 "netargs=setenv bootargs console=ttymxc0,${baudrate} " \
111 "root=/dev/nfs " \
112 "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
113 "netboot=echo Booting from net ...; " \
114 "run netargs; " \
e0df5353
OS
115 "if test ${ip_dyn} = yes; then " \
116 "setenv get_cmd dhcp; " \
117 "else " \
118 "setenv get_cmd tftp; " \
119 "fi; " \
f28154b5 120 "${get_cmd} ${image}; " \
e0df5353
OS
121 "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
122 "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
f28154b5 123 "bootz ${loadaddr} - ${fdt_addr}; " \
e0df5353
OS
124 "else " \
125 "if test ${boot_fdt} = try; then " \
f28154b5 126 "bootz; " \
e0df5353
OS
127 "else " \
128 "echo ERROR: Cannot load the DT; " \
129 "exit; " \
130 "fi; " \
131 "fi; " \
132 "else " \
f28154b5 133 "bootz; " \
e0df5353 134 "fi;\0"
938080dc
JL
135
136#define CONFIG_BOOTCOMMAND \
66968110 137 "mmc dev ${mmcdev}; if mmc rescan; then " \
938080dc
JL
138 "if run loadbootscript; then " \
139 "run bootscript; " \
140 "else " \
f28154b5 141 "if run loadimage; then " \
938080dc
JL
142 "run mmcboot; " \
143 "else run netboot; " \
144 "fi; " \
145 "fi; " \
146 "else run netboot; fi"
147
148#define CONFIG_ARP_TIMEOUT 200UL
149
150/* Miscellaneous configurable options */
151#define CONFIG_SYS_LONGHELP /* undef to save memory */
938080dc 152#define CONFIG_AUTO_COMPLETE
e0df5353 153#define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
938080dc 154
938080dc
JL
155#define CONFIG_SYS_MEMTEST_START 0x70000000
156#define CONFIG_SYS_MEMTEST_END 0x70010000
157
158#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
159
938080dc
JL
160#define CONFIG_CMDLINE_EDITING
161
938080dc
JL
162/* Physical Memory Map */
163#define CONFIG_NR_DRAM_BANKS 2
31c832f9
MV
164#define PHYS_SDRAM_1 CSD0_BASE_ADDR
165#define PHYS_SDRAM_1_SIZE (gd->bd->bi_dram[0].size)
166#define PHYS_SDRAM_2 CSD1_BASE_ADDR
167#define PHYS_SDRAM_2_SIZE (gd->bd->bi_dram[1].size)
168#define PHYS_SDRAM_SIZE (gd->ram_size)
938080dc
JL
169
170#define CONFIG_SYS_SDRAM_BASE (PHYS_SDRAM_1)
171#define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR)
172#define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE)
173
174#define CONFIG_SYS_INIT_SP_OFFSET \
175 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
176#define CONFIG_SYS_INIT_SP_ADDR \
177 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
178
e856bdcf 179/* environment organization */
938080dc
JL
180#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
181#define CONFIG_ENV_SIZE (8 * 1024)
938080dc
JL
182#define CONFIG_SYS_MMC_ENV_DEV 0
183
f92e4e6c
SB
184#ifdef CONFIG_CMD_SATA
185 #define CONFIG_DWC_AHSATA
186 #define CONFIG_SYS_SATA_MAX_DEVICE 1
187 #define CONFIG_DWC_AHSATA_PORT_ID 0
188 #define CONFIG_DWC_AHSATA_BASE_ADDR SATA_BASE_ADDR
189 #define CONFIG_LBA48
190 #define CONFIG_LIBATA
191#endif
192
f714b0a9
FE
193/* Framebuffer and LCD */
194#define CONFIG_PREBOOT
695af9ab 195#define CONFIG_VIDEO_IPUV3
f714b0a9
FE
196#define CONFIG_VIDEO_BMP_RLE8
197#define CONFIG_SPLASH_SCREEN
198#define CONFIG_BMP_16BPP
199#define CONFIG_VIDEO_LOGO
200
938080dc 201#endif /* __CONFIG_H */