]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/mx53loco.h
mx6qsabre_common: Change default loadaddr to 0x12000000
[people/ms/u-boot.git] / include / configs / mx53loco.h
CommitLineData
938080dc
JL
1/*
2 * Copyright (C) 2011 Freescale Semiconductor, Inc.
3 * Jason Liu <r64343@freescale.com>
4 *
5 * Configuration settings for Freescale MX53 low cost board.
6 *
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License as
9 * published by the Free Software Foundation; either version 2 of
10 * the License, or (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
20 * MA 02111-1307 USA
21 */
22
23#ifndef __CONFIG_H
24#define __CONFIG_H
25
26#define CONFIG_MX53
27
938080dc
JL
28#define CONFIG_DISPLAY_BOARDINFO
29
9df82896
FE
30#define CONFIG_MACH_TYPE MACH_TYPE_MX53_LOCO
31
938080dc
JL
32#include <asm/arch/imx-regs.h>
33
34#define CONFIG_CMDLINE_TAG
938080dc
JL
35#define CONFIG_SETUP_MEMORY_TAGS
36#define CONFIG_INITRD_TAG
37
38/* Size of malloc() pool */
f714b0a9 39#define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
938080dc
JL
40
41#define CONFIG_BOARD_EARLY_INIT_F
42#define CONFIG_MXC_GPIO
54cd1dee 43#define CONFIG_REVISION_TAG
938080dc
JL
44
45#define CONFIG_MXC_UART
40f6fffe 46#define CONFIG_MXC_UART_BASE UART1_BASE
938080dc
JL
47
48/* MMC Configs */
49#define CONFIG_FSL_ESDHC
50#define CONFIG_SYS_FSL_ESDHC_ADDR 0
51#define CONFIG_SYS_FSL_ESDHC_NUM 2
52
53#define CONFIG_MMC
54#define CONFIG_CMD_MMC
55#define CONFIG_GENERIC_MMC
56#define CONFIG_CMD_FAT
f92e4e6c 57#define CONFIG_CMD_EXT2
938080dc
JL
58#define CONFIG_DOS_PARTITION
59
60/* Eth Configs */
938080dc 61#define CONFIG_MII
938080dc
JL
62
63#define CONFIG_FEC_MXC
64#define IMX_FEC_BASE FEC_BASE_ADDR
65#define CONFIG_FEC_MXC_PHYADDR 0x1F
66
67#define CONFIG_CMD_PING
68#define CONFIG_CMD_DHCP
69#define CONFIG_CMD_MII
70#define CONFIG_CMD_NET
71
45cf6ada
WG
72/* USB Configs */
73#define CONFIG_CMD_USB
74#define CONFIG_CMD_FAT
75#define CONFIG_USB_EHCI
76#define CONFIG_USB_EHCI_MX5
77#define CONFIG_USB_STORAGE
78#define CONFIG_USB_HOST_ETHER
79#define CONFIG_USB_ETHER_ASIX
80#define CONFIG_USB_ETHER_SMSC95XX
81#define CONFIG_MXC_USB_PORT 1
82#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
83#define CONFIG_MXC_USB_FLAGS 0
84
e7e33722
FE
85/* I2C Configs */
86#define CONFIG_HARD_I2C
87#define CONFIG_I2C_MXC
de6f604d 88#define CONFIG_SYS_I2C_BASE I2C1_BASE_ADDR
e7e33722 89#define CONFIG_SYS_I2C_SPEED 100000
e7e33722
FE
90
91/* PMIC Controller */
be3b51aa
ŁM
92#define CONFIG_POWER
93#define CONFIG_POWER_I2C
2988e866 94#define CONFIG_DIALOG_POWER
be3b51aa 95#define CONFIG_POWER_FSL
4cfc6c4f 96#define CONFIG_PMIC_FSL_MC13892
e7e33722 97#define CONFIG_SYS_DIALOG_PMIC_I2C_ADDR 0x48
5b547f3c 98#define CONFIG_SYS_FSL_PMIC_I2C_ADDR 0x8
e7e33722 99
938080dc
JL
100/* allow to overwrite serial and ethaddr */
101#define CONFIG_ENV_OVERWRITE
102#define CONFIG_CONS_INDEX 1
103#define CONFIG_BAUDRATE 115200
938080dc
JL
104
105/* Command definition */
106#include <config_cmd_default.h>
c14ab2ae 107#define CONFIG_CMD_BOOTZ
938080dc
JL
108
109#undef CONFIG_CMD_IMLS
110
fbae0d10 111#define CONFIG_BOOTDELAY 1
938080dc 112
28b119e9 113#define CONFIG_ETHPRIME "FEC0"
938080dc 114
fe51f787 115#define CONFIG_LOADADDR 0x72000000 /* loadaddr env var */
938080dc
JL
116#define CONFIG_SYS_TEXT_BASE 0x77800000
117
118#define CONFIG_EXTRA_ENV_SETTINGS \
119 "script=boot.scr\0" \
120 "uimage=uImage\0" \
121 "mmcdev=0\0" \
122 "mmcpart=2\0" \
aef8af6a
OS
123 "mmcroot=/dev/mmcblk0p3 rw rootwait\0" \
124 "mmcargs=setenv bootargs console=ttymxc0,${baudrate} root=${mmcroot} " \
938080dc
JL
125 "loadbootscript=" \
126 "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
127 "bootscript=echo Running bootscript from mmc ...; " \
128 "source\0" \
129 "loaduimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${uimage}\0" \
130 "mmcboot=echo Booting from mmc ...; " \
131 "run mmcargs; " \
132 "bootm\0" \
133 "netargs=setenv bootargs console=ttymxc0,${baudrate} " \
134 "root=/dev/nfs " \
135 "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
136 "netboot=echo Booting from net ...; " \
137 "run netargs; " \
138 "dhcp ${uimage}; bootm\0" \
139
140#define CONFIG_BOOTCOMMAND \
66968110 141 "mmc dev ${mmcdev}; if mmc rescan; then " \
938080dc
JL
142 "if run loadbootscript; then " \
143 "run bootscript; " \
144 "else " \
145 "if run loaduimage; then " \
146 "run mmcboot; " \
147 "else run netboot; " \
148 "fi; " \
149 "fi; " \
150 "else run netboot; fi"
151
152#define CONFIG_ARP_TIMEOUT 200UL
153
154/* Miscellaneous configurable options */
155#define CONFIG_SYS_LONGHELP /* undef to save memory */
156#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
938080dc
JL
157#define CONFIG_SYS_PROMPT "MX53LOCO U-Boot > "
158#define CONFIG_AUTO_COMPLETE
159#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
160
161/* Print Buffer Size */
162#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
163#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
164#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
165
166#define CONFIG_SYS_MEMTEST_START 0x70000000
167#define CONFIG_SYS_MEMTEST_END 0x70010000
168
169#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
170
171#define CONFIG_SYS_HZ 1000
172#define CONFIG_CMDLINE_EDITING
173
938080dc
JL
174/* Physical Memory Map */
175#define CONFIG_NR_DRAM_BANKS 2
176#define PHYS_SDRAM_1 CSD0_BASE_ADDR
177#define PHYS_SDRAM_1_SIZE (512 * 1024 * 1024)
178#define PHYS_SDRAM_2 CSD1_BASE_ADDR
179#define PHYS_SDRAM_2_SIZE (512 * 1024 * 1024)
180#define PHYS_SDRAM_SIZE (PHYS_SDRAM_1_SIZE + PHYS_SDRAM_2_SIZE)
181
182#define CONFIG_SYS_SDRAM_BASE (PHYS_SDRAM_1)
183#define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR)
184#define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE)
185
186#define CONFIG_SYS_INIT_SP_OFFSET \
187 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
188#define CONFIG_SYS_INIT_SP_ADDR \
189 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
190
191/* FLASH and environment organization */
192#define CONFIG_SYS_NO_FLASH
193
194#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
195#define CONFIG_ENV_SIZE (8 * 1024)
196#define CONFIG_ENV_IS_IN_MMC
197#define CONFIG_SYS_MMC_ENV_DEV 0
198
199#define CONFIG_OF_LIBFDT
938080dc 200
f92e4e6c
SB
201#define CONFIG_CMD_SATA
202#ifdef CONFIG_CMD_SATA
203 #define CONFIG_DWC_AHSATA
204 #define CONFIG_SYS_SATA_MAX_DEVICE 1
205 #define CONFIG_DWC_AHSATA_PORT_ID 0
206 #define CONFIG_DWC_AHSATA_BASE_ADDR SATA_BASE_ADDR
207 #define CONFIG_LBA48
208 #define CONFIG_LIBATA
209#endif
210
f714b0a9
FE
211/* Framebuffer and LCD */
212#define CONFIG_PREBOOT
213#define CONFIG_VIDEO
695af9ab 214#define CONFIG_VIDEO_IPUV3
f714b0a9
FE
215#define CONFIG_CFB_CONSOLE
216#define CONFIG_VGA_AS_SINGLE_DEVICE
3e077370
SB
217#define CONFIG_SYS_CONSOLE_IS_IN_ENV
218#define CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE
f714b0a9
FE
219#define CONFIG_VIDEO_BMP_RLE8
220#define CONFIG_SPLASH_SCREEN
221#define CONFIG_BMP_16BPP
222#define CONFIG_VIDEO_LOGO
c606608a 223#define CONFIG_IPUV3_CLK 200000000
f714b0a9 224
938080dc 225#endif /* __CONFIG_H */