]>
Commit | Line | Data |
---|---|---|
c474a8eb MK |
1 | /* |
2 | * Copyright (C) 2009 Samsung Electronics | |
3 | * Minkyu Kang <mk7.kang@samsung.com> | |
4 | * Kyungmin Park <kyungmin.park@samsung.com> | |
5 | * | |
6 | * Configuation settings for the SAMSUNG Universal (s5pc100) board. | |
7 | * | |
1a459660 | 8 | * SPDX-License-Identifier: GPL-2.0+ |
c474a8eb MK |
9 | */ |
10 | ||
11 | #ifndef __CONFIG_H | |
12 | #define __CONFIG_H | |
13 | ||
14 | /* High Level Configuration Options */ | |
c474a8eb | 15 | #define CONFIG_SAMSUNG 1 /* in a SAMSUNG core */ |
889a275d | 16 | #define CONFIG_S5P 1 /* which is in a S5P Family */ |
c474a8eb MK |
17 | #define CONFIG_S5PC110 1 /* which is in a S5PC110 */ |
18 | #define CONFIG_MACH_GONI 1 /* working with Goni */ | |
19 | ||
a45ddf7a | 20 | #include <linux/sizes.h> |
c474a8eb MK |
21 | #include <asm/arch/cpu.h> /* get chip and board defs */ |
22 | ||
23 | #define CONFIG_ARCH_CPU_INIT | |
24 | #define CONFIG_DISPLAY_CPUINFO | |
25 | #define CONFIG_DISPLAY_BOARDINFO | |
26 | ||
c474a8eb MK |
27 | /* input clock of PLL: has 24MHz input clock at S5PC110 */ |
28 | #define CONFIG_SYS_CLK_FREQ_C110 24000000 | |
29 | ||
30 | /* DRAM Base */ | |
31 | #define CONFIG_SYS_SDRAM_BASE 0x30000000 | |
32 | ||
35bea619 MK |
33 | /* Text Base */ |
34 | #define CONFIG_SYS_TEXT_BASE 0x34800000 | |
35 | ||
c474a8eb MK |
36 | #define CONFIG_SETUP_MEMORY_TAGS |
37 | #define CONFIG_CMDLINE_TAG | |
2ac9a35b | 38 | #define CONFIG_REVISION_TAG |
c474a8eb MK |
39 | #define CONFIG_INITRD_TAG |
40 | #define CONFIG_CMDLINE_EDITING | |
41 | ||
a45ddf7a | 42 | /* Size of malloc() pool.*/ |
2d281b32 | 43 | #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 80 * SZ_1M) |
a45ddf7a | 44 | |
c474a8eb MK |
45 | /* |
46 | * select serial console configuration | |
47 | */ | |
48 | #define CONFIG_SERIAL2 1 /* use SERIAL2 */ | |
c474a8eb MK |
49 | #define CONFIG_BAUDRATE 115200 |
50 | ||
87f314e9 | 51 | /* MMC */ |
7d2d58b4 JC |
52 | #define CONFIG_GENERIC_MMC |
53 | #define CONFIG_MMC | |
54 | #define CONFIG_SDHCI | |
55 | #define CONFIG_S5P_SDHCI | |
87f314e9 | 56 | |
96caf02f MK |
57 | /* PWM */ |
58 | #define CONFIG_PWM 1 | |
59 | ||
c474a8eb MK |
60 | /* It should define before config_cmd_default.h */ |
61 | #define CONFIG_SYS_NO_FLASH 1 | |
62 | ||
63 | /* Command definition */ | |
64 | #include <config_cmd_default.h> | |
65 | ||
66 | #undef CONFIG_CMD_FPGA | |
67 | #undef CONFIG_CMD_MISC | |
68 | #undef CONFIG_CMD_NET | |
69 | #undef CONFIG_CMD_NFS | |
70 | #undef CONFIG_CMD_XIMG | |
71 | #define CONFIG_CMD_CACHE | |
72 | #define CONFIG_CMD_REGINFO | |
73 | #define CONFIG_CMD_ONENAND | |
87f314e9 | 74 | #define CONFIG_CMD_MMC |
2d281b32 | 75 | #define CONFIG_CMD_DFU |
c474a8eb | 76 | |
2d281b32 MZ |
77 | /* USB Composite download gadget - g_dnl */ |
78 | #define CONFIG_USBDOWNLOAD_GADGET | |
79 | #define CONFIG_DFU_FUNCTION | |
80 | #define CONFIG_DFU_MMC | |
c474a8eb | 81 | |
2d281b32 MZ |
82 | /* USB Samsung's IDs */ |
83 | #define CONFIG_G_DNL_VENDOR_NUM 0x04E8 | |
84 | #define CONFIG_G_DNL_PRODUCT_NUM 0x6601 | |
85 | #define CONFIG_G_DNL_MANUFACTURER "Samsung" | |
c474a8eb MK |
86 | |
87 | /* Actual modem binary size is 16MiB. Add 2MiB for bad block handling */ | |
88 | #define MTDIDS_DEFAULT "onenand0=samsung-onenand" | |
89 | #define MTDPARTS_DEFAULT "mtdparts=samsung-onenand:1m(bootloader)"\ | |
90 | ",256k(params)"\ | |
91 | ",2816k(config)"\ | |
92 | ",8m(csa)"\ | |
93 | ",7m(kernel)"\ | |
94 | ",1m(log)"\ | |
95 | ",12m(modem)"\ | |
a45ddf7a | 96 | ",60m(qboot)\0" |
c474a8eb | 97 | |
2d281b32 MZ |
98 | #define CONFIG_BOOTDELAY 1 |
99 | #define CONFIG_ZERO_BOOTDELAY_CHECK | |
100 | ||
101 | /* partitions definitions */ | |
102 | #define PARTS_CSA "csa-mmc" | |
103 | #define PARTS_BOOTLOADER "u-boot" | |
104 | #define PARTS_BOOT "boot" | |
105 | #define PARTS_ROOT "platform" | |
106 | #define PARTS_DATA "data" | |
107 | #define PARTS_CSC "csc" | |
108 | #define PARTS_UMS "ums" | |
109 | ||
110 | #define CONFIG_DFU_ALT \ | |
111 | "u-boot raw 0x80 0x400;" \ | |
112 | "uImage ext4 0 2;" \ | |
113 | "exynos3-goni.dtb ext4 0 2;" \ | |
114 | ""PARTS_ROOT" part 0 5\0" | |
115 | ||
116 | #define PARTS_DEFAULT \ | |
117 | "uuid_disk=${uuid_gpt_disk};" \ | |
118 | "name="PARTS_CSA",size=8MiB,uuid=${uuid_gpt_"PARTS_CSA"};" \ | |
119 | "name="PARTS_BOOTLOADER",size=60MiB," \ | |
120 | "uuid=${uuid_gpt_"PARTS_BOOTLOADER"};" \ | |
121 | "name="PARTS_BOOT",size=100MiB,uuid=${uuid_gpt_"PARTS_BOOT"};" \ | |
122 | "name="PARTS_ROOT",size=1GiB,uuid=${uuid_gpt_"PARTS_ROOT"};" \ | |
123 | "name="PARTS_DATA",size=3GiB,uuid=${uuid_gpt_"PARTS_DATA"};" \ | |
124 | "name="PARTS_CSC",size=150MiB,uuid=${uuid_gpt_"PARTS_CSC"};" \ | |
125 | "name="PARTS_UMS",size=-,uuid=${uuid_gpt_"PARTS_UMS"}\0" \ | |
c474a8eb | 126 | |
a45ddf7a | 127 | #define CONFIG_BOOTCOMMAND "run mmcboot" |
c474a8eb MK |
128 | |
129 | #define CONFIG_DEFAULT_CONSOLE "console=ttySAC2,115200n8\0" | |
130 | ||
a45ddf7a | 131 | #define CONFIG_RAMDISK_BOOT "root=/dev/ram0 rw rootfstype=ext4" \ |
c474a8eb MK |
132 | " ${console} ${meminfo}" |
133 | ||
134 | #define CONFIG_COMMON_BOOT "${console} ${meminfo} ${mtdparts}" | |
135 | ||
a45ddf7a MZ |
136 | #define CONFIG_BOOTARGS "root=/dev/mtdblock8 rootfstype=ext4 " \ |
137 | CONFIG_COMMON_BOOT | |
c474a8eb MK |
138 | |
139 | #define CONFIG_UPDATEB "updateb=onenand erase 0x0 0x100000;" \ | |
140 | " onenand write 0x32008000 0x0 0x100000\0" | |
141 | ||
2ac9a35b PW |
142 | #define CONFIG_MISC_COMMON |
143 | #define CONFIG_MISC_INIT_R | |
144 | ||
c474a8eb MK |
145 | #define CONFIG_ENV_OVERWRITE |
146 | #define CONFIG_SYS_CONSOLE_IS_IN_ENV | |
2ac9a35b PW |
147 | #define CONFIG_ENV_VARS_UBOOT_CONFIG |
148 | #define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG | |
c474a8eb MK |
149 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
150 | CONFIG_UPDATEB \ | |
151 | "updatek=" \ | |
152 | "onenand erase 0xc00000 0x600000;" \ | |
153 | "onenand write 0x31008000 0xc00000 0x600000\0" \ | |
154 | "updateu=" \ | |
155 | "onenand erase 0x01560000 0x1eaa0000;" \ | |
156 | "onenand write 0x32000000 0x1260000 0x8C0000\0" \ | |
157 | "bootk=" \ | |
a45ddf7a | 158 | "run loaduimage;" \ |
c474a8eb MK |
159 | "bootm 0x30007FC0\0" \ |
160 | "flashboot=" \ | |
161 | "set bootargs root=/dev/mtdblock${bootblock} " \ | |
a45ddf7a | 162 | "rootfstype=${rootfstype} ${opts} " \ |
c474a8eb MK |
163 | "${lcdinfo} " CONFIG_COMMON_BOOT "; run bootk\0" \ |
164 | "ubifsboot=" \ | |
165 | "set bootargs root=ubi0!rootfs rootfstype=ubifs " \ | |
a45ddf7a | 166 | "${opts} ${lcdinfo} " \ |
c474a8eb MK |
167 | CONFIG_COMMON_BOOT "; run bootk\0" \ |
168 | "tftpboot=" \ | |
169 | "set bootargs root=ubi0!rootfs rootfstype=ubifs " \ | |
a45ddf7a MZ |
170 | "${opts} ${lcdinfo} " CONFIG_COMMON_BOOT \ |
171 | "; tftp 0x30007FC0 uImage; bootm 0x30007FC0\0" \ | |
c474a8eb MK |
172 | "ramboot=" \ |
173 | "set bootargs " CONFIG_RAMDISK_BOOT \ | |
a45ddf7a | 174 | "initrd=0x33000000,8M ramdisk=8192\0" \ |
c474a8eb | 175 | "mmcboot=" \ |
a45ddf7a MZ |
176 | "set bootargs root=/dev/mmcblk${mmcdev}p${mmcrootpart} " \ |
177 | "rootfstype=${rootfstype} ${opts} ${lcdinfo} " \ | |
c474a8eb MK |
178 | CONFIG_COMMON_BOOT "; run bootk\0" \ |
179 | "boottrace=setenv opts initcall_debug; run bootcmd\0" \ | |
180 | "bootchart=set opts init=/sbin/bootchartd; run bootcmd\0" \ | |
181 | "verify=n\0" \ | |
a45ddf7a | 182 | "rootfstype=ext4\0" \ |
c474a8eb | 183 | "console=" CONFIG_DEFAULT_CONSOLE \ |
c474a8eb | 184 | "meminfo=mem=80M mem=256M@0x40000000 mem=128M@0x50000000\0" \ |
2d281b32 | 185 | "loaduimage=ext4load mmc ${mmcdev}:${mmcbootpart} 0x30007FC0 uImage\0" \ |
a45ddf7a MZ |
186 | "mmcdev=0\0" \ |
187 | "mmcbootpart=2\0" \ | |
188 | "mmcrootpart=5\0" \ | |
2d281b32 | 189 | "partitions=" PARTS_DEFAULT \ |
c474a8eb MK |
190 | "bootblock=9\0" \ |
191 | "ubiblock=8\0" \ | |
192 | "ubi=enabled\0" \ | |
2d281b32 MZ |
193 | "opts=always_resume=1\0" \ |
194 | "dfu_alt_info=" CONFIG_DFU_ALT "\0" | |
c474a8eb | 195 | |
c474a8eb MK |
196 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
197 | #define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */ | |
c474a8eb MK |
198 | #define CONFIG_SYS_PROMPT "Goni # " |
199 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ | |
200 | #define CONFIG_SYS_PBSIZE 384 /* Print Buffer Size */ | |
201 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
202 | /* Boot Argument Buffer Size */ | |
203 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE | |
204 | /* memtest works on */ | |
205 | #define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE | |
206 | #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x5000000) | |
207 | #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x4000000) | |
208 | ||
c474a8eb MK |
209 | /* Goni has 3 banks of DRAM, but swap the bank */ |
210 | #define CONFIG_NR_DRAM_BANKS 3 | |
211 | #define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE /* OneDRAM Bank #0 */ | |
212 | #define PHYS_SDRAM_1_SIZE (80 << 20) /* 80 MB in Bank #0 */ | |
213 | #define PHYS_SDRAM_2 0x40000000 /* mDDR DMC1 Bank #1 */ | |
214 | #define PHYS_SDRAM_2_SIZE (256 << 20) /* 256 MB in Bank #1 */ | |
215 | #define PHYS_SDRAM_3 0x50000000 /* mDDR DMC2 Bank #2 */ | |
216 | #define PHYS_SDRAM_3_SIZE (128 << 20) /* 128 MB in Bank #2 */ | |
217 | ||
218 | #define CONFIG_SYS_MONITOR_BASE 0x00000000 | |
219 | #define CONFIG_SYS_MONITOR_LEN (256 << 10) /* 256 KiB */ | |
220 | ||
221 | /* FLASH and environment organization */ | |
222 | #define CONFIG_ENV_IS_IN_ONENAND 1 | |
223 | #define CONFIG_ENV_SIZE (256 << 10) /* 256 KiB, 0x40000 */ | |
224 | #define CONFIG_ENV_ADDR (1 << 20) /* 1 MB, 0x100000 */ | |
225 | ||
226 | #define CONFIG_USE_ONENAND_BOARD_INIT | |
227 | #define CONFIG_SAMSUNG_ONENAND 1 | |
228 | #define CONFIG_SYS_ONENAND_BASE 0xB0000000 | |
229 | ||
230 | #define CONFIG_DOS_PARTITION 1 | |
231 | ||
a45ddf7a MZ |
232 | #define CONFIG_CMD_FAT |
233 | #define CONFIG_CMD_EXT4 | |
2d281b32 | 234 | #define CONFIG_CMD_EXT4_WRITE |
a45ddf7a MZ |
235 | |
236 | /* write support for filesystems */ | |
237 | #define CONFIG_FAT_WRITE | |
238 | #define CONFIG_EXT4_WRITE | |
239 | ||
177feff3 MK |
240 | #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_LOAD_ADDR - 0x1000000) |
241 | ||
7cb54948 ŁM |
242 | #define CONFIG_SYS_CACHELINE_SIZE 64 |
243 | ||
be3b51aa ŁM |
244 | #define CONFIG_POWER |
245 | #define CONFIG_POWER_I2C | |
246 | #define CONFIG_POWER_MAX8998 | |
2a7dd9d7 | 247 | |
85776b02 ŁM |
248 | #include <asm/arch/gpio.h> |
249 | /* | |
250 | * I2C Settings | |
251 | */ | |
9b97b727 AS |
252 | #define CONFIG_SOFT_I2C_GPIO_SCL S5PC110_GPIO_J43 |
253 | #define CONFIG_SOFT_I2C_GPIO_SDA S5PC110_GPIO_J40 | |
85776b02 | 254 | |
ea818dbb HS |
255 | #define CONFIG_SYS_I2C |
256 | #define CONFIG_SYS_I2C_SOFT /* I2C bit-banged */ | |
257 | #define CONFIG_SYS_I2C_SOFT_SPEED 50000 | |
258 | #define CONFIG_SYS_I2C_SOFT_SLAVE 0x7F | |
85776b02 ŁM |
259 | #define CONFIG_I2C_MULTI_BUS |
260 | #define CONFIG_SYS_MAX_I2C_BUS 7 | |
a954da29 ŁM |
261 | #define CONFIG_USB_GADGET |
262 | #define CONFIG_USB_GADGET_S3C_UDC_OTG | |
263 | #define CONFIG_USB_GADGET_DUALSPEED | |
a45ddf7a | 264 | #define CONFIG_USB_GADGET_VBUS_DRAW 2 |
85776b02 | 265 | |
c474a8eb | 266 | #endif /* __CONFIG_H */ |