]>
Commit | Line | Data |
---|---|---|
5095ee08 PM |
1 | /* |
2 | * Copyright (C) 2012 Altera Corporation <www.altera.com> | |
3 | * | |
4 | * SPDX-License-Identifier: GPL-2.0+ | |
5 | */ | |
6 | #ifndef __CONFIG_SOCFPGA_CYCLONE5_COMMON_H__ | |
7 | #define __CONFIG_SOCFPGA_CYCLONE5_COMMON_H__ | |
8 | ||
9 | #define CONFIG_SYS_GENERIC_BOARD | |
10 | ||
11 | /* Virtual target or real hardware */ | |
12 | #undef CONFIG_SOCFPGA_VIRTUAL_TARGET | |
13 | ||
5095ee08 PM |
14 | #define CONFIG_SYS_THUMB_BUILD |
15 | ||
5095ee08 PM |
16 | /* |
17 | * High level configuration | |
18 | */ | |
19 | #define CONFIG_DISPLAY_CPUINFO | |
7287d5f0 | 20 | #define CONFIG_DISPLAY_BOARDINFO_LATE |
9ec7414e | 21 | #define CONFIG_ARCH_MISC_INIT |
fc520894 | 22 | #define CONFIG_ARCH_EARLY_INIT_R |
5095ee08 PM |
23 | #define CONFIG_SYS_NO_FLASH |
24 | #define CONFIG_CLOCKS | |
25 | ||
251faa20 MV |
26 | #define CONFIG_CRC32_VERIFY |
27 | ||
5095ee08 PM |
28 | #define CONFIG_FIT |
29 | #define CONFIG_OF_LIBFDT | |
30 | #define CONFIG_SYS_BOOTMAPSZ (64 * 1024 * 1024) | |
31 | ||
32 | #define CONFIG_TIMESTAMP /* Print image info with timestamp */ | |
33 | ||
34 | /* | |
35 | * Memory configurations | |
36 | */ | |
37 | #define CONFIG_NR_DRAM_BANKS 1 | |
38 | #define PHYS_SDRAM_1 0x0 | |
0223a95c | 39 | #define CONFIG_SYS_MALLOC_LEN (64 * 1024 * 1024) |
5095ee08 PM |
40 | #define CONFIG_SYS_MEMTEST_START PHYS_SDRAM_1 |
41 | #define CONFIG_SYS_MEMTEST_END PHYS_SDRAM_1_SIZE | |
42 | ||
43 | #define CONFIG_SYS_INIT_RAM_ADDR 0xFFFF0000 | |
7599b53d MV |
44 | #define CONFIG_SYS_INIT_RAM_SIZE 0x10000 |
45 | #define CONFIG_SYS_INIT_SP_OFFSET \ | |
46 | (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) | |
47 | #define CONFIG_SYS_INIT_SP_ADDR \ | |
48 | (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET) | |
5095ee08 PM |
49 | |
50 | #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1 | |
51 | #ifdef CONFIG_SOCFPGA_VIRTUAL_TARGET | |
52 | #define CONFIG_SYS_TEXT_BASE 0x08000040 | |
53 | #else | |
54 | #define CONFIG_SYS_TEXT_BASE 0x01000040 | |
55 | #endif | |
56 | ||
57 | /* | |
58 | * U-Boot general configurations | |
59 | */ | |
60 | #define CONFIG_SYS_LONGHELP | |
61 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O buffer size */ | |
62 | #define CONFIG_SYS_PBSIZE \ | |
63 | (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16) | |
64 | /* Print buffer size */ | |
65 | #define CONFIG_SYS_MAXARGS 32 /* Max number of command args */ | |
66 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE | |
67 | /* Boot argument buffer size */ | |
68 | #define CONFIG_VERSION_VARIABLE /* U-BOOT version */ | |
69 | #define CONFIG_AUTO_COMPLETE /* Command auto complete */ | |
70 | #define CONFIG_CMDLINE_EDITING /* Command history etc */ | |
71 | #define CONFIG_SYS_HUSH_PARSER | |
72 | ||
73 | /* | |
74 | * Cache | |
75 | */ | |
76 | #define CONFIG_SYS_ARM_CACHE_WRITEALLOC | |
77 | #define CONFIG_SYS_CACHELINE_SIZE 32 | |
78 | #define CONFIG_SYS_L2_PL310 | |
79 | #define CONFIG_SYS_PL310_BASE SOCFPGA_MPUL2_ADDRESS | |
80 | ||
cdd4e6cc DN |
81 | /* |
82 | * SDRAM controller | |
83 | */ | |
84 | #define CONFIG_ALTERA_SDRAM | |
85 | ||
8a78ca9e MV |
86 | /* |
87 | * EPCS/EPCQx1 Serial Flash Controller | |
88 | */ | |
89 | #ifdef CONFIG_ALTERA_SPI | |
90 | #define CONFIG_CMD_SPI | |
91 | #define CONFIG_CMD_SF | |
92 | #define CONFIG_SF_DEFAULT_SPEED 30000000 | |
8a78ca9e MV |
93 | #define CONFIG_SPI_FLASH_STMICRO |
94 | #define CONFIG_SPI_FLASH_BAR | |
95 | /* | |
96 | * The base address is configurable in QSys, each board must specify the | |
97 | * base address based on it's particular FPGA configuration. Please note | |
98 | * that the address here is incremented by 0x400 from the Base address | |
99 | * selected in QSys, since the SPI registers are at offset +0x400. | |
100 | * #define CONFIG_SYS_SPI_BASE 0xff240400 | |
101 | */ | |
102 | #endif | |
103 | ||
5095ee08 PM |
104 | /* |
105 | * Ethernet on SoC (EMAC) | |
106 | */ | |
107 | #if defined(CONFIG_CMD_NET) && !defined(CONFIG_SOCFPGA_VIRTUAL_TARGET) | |
5095ee08 PM |
108 | #define CONFIG_DW_ALTDESCRIPTOR |
109 | #define CONFIG_MII | |
110 | #define CONFIG_AUTONEG_TIMEOUT (15 * CONFIG_SYS_HZ) | |
111 | #define CONFIG_PHYLIB | |
112 | #define CONFIG_PHY_GIGE | |
113 | #endif | |
114 | ||
115 | /* | |
116 | * FPGA Driver | |
117 | */ | |
118 | #ifdef CONFIG_CMD_FPGA | |
119 | #define CONFIG_FPGA | |
120 | #define CONFIG_FPGA_ALTERA | |
121 | #define CONFIG_FPGA_SOCFPGA | |
122 | #define CONFIG_FPGA_COUNT 1 | |
123 | #endif | |
124 | ||
125 | /* | |
126 | * L4 OSC1 Timer 0 | |
127 | */ | |
128 | /* This timer uses eosc1, whose clock frequency is fixed at any condition. */ | |
129 | #define CONFIG_SYS_TIMERBASE SOCFPGA_OSC1TIMER0_ADDRESS | |
130 | #define CONFIG_SYS_TIMER_COUNTS_DOWN | |
131 | #define CONFIG_SYS_TIMER_COUNTER (CONFIG_SYS_TIMERBASE + 0x4) | |
132 | #ifdef CONFIG_SOCFPGA_VIRTUAL_TARGET | |
133 | #define CONFIG_SYS_TIMER_RATE 2400000 | |
134 | #else | |
135 | #define CONFIG_SYS_TIMER_RATE 25000000 | |
136 | #endif | |
137 | ||
138 | /* | |
139 | * L4 Watchdog | |
140 | */ | |
141 | #ifdef CONFIG_HW_WATCHDOG | |
142 | #define CONFIG_DESIGNWARE_WATCHDOG | |
143 | #define CONFIG_DW_WDT_BASE SOCFPGA_L4WD0_ADDRESS | |
144 | #define CONFIG_DW_WDT_CLOCK_KHZ 25000 | |
d0e932de | 145 | #define CONFIG_HW_WATCHDOG_TIMEOUT_MS 30000 |
5095ee08 PM |
146 | #endif |
147 | ||
148 | /* | |
149 | * MMC Driver | |
150 | */ | |
151 | #ifdef CONFIG_CMD_MMC | |
152 | #define CONFIG_MMC | |
153 | #define CONFIG_BOUNCE_BUFFER | |
154 | #define CONFIG_GENERIC_MMC | |
155 | #define CONFIG_DWMMC | |
156 | #define CONFIG_SOCFPGA_DWMMC | |
157 | #define CONFIG_SOCFPGA_DWMMC_FIFO_DEPTH 1024 | |
158 | #define CONFIG_SOCFPGA_DWMMC_DRVSEL 3 | |
159 | #define CONFIG_SOCFPGA_DWMMC_SMPSEL 0 | |
160 | /* FIXME */ | |
161 | /* using smaller max blk cnt to avoid flooding the limited stack we have */ | |
162 | #define CONFIG_SYS_MMC_MAX_BLK_COUNT 256 /* FIXME -- SPL only? */ | |
163 | #endif | |
164 | ||
7fb0f596 | 165 | /* |
ebcaf966 SR |
166 | * I2C support |
167 | */ | |
168 | #define CONFIG_SYS_I2C | |
169 | #define CONFIG_SYS_I2C_DW | |
170 | #define CONFIG_SYS_I2C_BUS_MAX 4 | |
171 | #define CONFIG_SYS_I2C_BASE SOCFPGA_I2C0_ADDRESS | |
172 | #define CONFIG_SYS_I2C_BASE1 SOCFPGA_I2C1_ADDRESS | |
173 | #define CONFIG_SYS_I2C_BASE2 SOCFPGA_I2C2_ADDRESS | |
174 | #define CONFIG_SYS_I2C_BASE3 SOCFPGA_I2C3_ADDRESS | |
175 | /* Using standard mode which the speed up to 100Kb/s */ | |
176 | #define CONFIG_SYS_I2C_SPEED 100000 | |
177 | #define CONFIG_SYS_I2C_SPEED1 100000 | |
178 | #define CONFIG_SYS_I2C_SPEED2 100000 | |
179 | #define CONFIG_SYS_I2C_SPEED3 100000 | |
180 | /* Address of device when used as slave */ | |
181 | #define CONFIG_SYS_I2C_SLAVE 0x02 | |
182 | #define CONFIG_SYS_I2C_SLAVE1 0x02 | |
183 | #define CONFIG_SYS_I2C_SLAVE2 0x02 | |
184 | #define CONFIG_SYS_I2C_SLAVE3 0x02 | |
185 | #ifndef __ASSEMBLY__ | |
186 | /* Clock supplied to I2C controller in unit of MHz */ | |
187 | unsigned int cm_get_l4_sp_clk_hz(void); | |
188 | #define IC_CLK (cm_get_l4_sp_clk_hz() / 1000000) | |
189 | #endif | |
190 | #define CONFIG_CMD_I2C | |
191 | ||
7fb0f596 SR |
192 | /* |
193 | * QSPI support | |
194 | */ | |
195 | #ifdef CONFIG_OF_CONTROL /* QSPI is controlled via DT */ | |
7fb0f596 SR |
196 | #define CONFIG_CADENCE_QSPI |
197 | /* Enable multiple SPI NOR flash manufacturers */ | |
7fb0f596 SR |
198 | #define CONFIG_SPI_FLASH_STMICRO /* Micron/Numonyx flash */ |
199 | #define CONFIG_SPI_FLASH_SPANSION /* Spansion flash */ | |
200 | #define CONFIG_SPI_FLASH_MTD | |
201 | /* QSPI reference clock */ | |
202 | #ifndef __ASSEMBLY__ | |
203 | unsigned int cm_get_qspi_controller_clk_hz(void); | |
204 | #define CONFIG_CQSPI_REF_CLK cm_get_qspi_controller_clk_hz() | |
205 | #endif | |
206 | #define CONFIG_CQSPI_DECODER 0 | |
207 | #define CONFIG_CMD_SF | |
208 | #endif | |
209 | ||
a6e73591 | 210 | #ifdef CONFIG_OF_CONTROL /* DW SPI is controlled via DT */ |
a6e73591 | 211 | #define CONFIG_DESIGNWARE_SPI |
a6e73591 SR |
212 | #define CONFIG_CMD_SPI |
213 | #endif | |
214 | ||
5095ee08 PM |
215 | /* |
216 | * Serial Driver | |
217 | */ | |
218 | #define CONFIG_SYS_NS16550 | |
219 | #define CONFIG_SYS_NS16550_SERIAL | |
220 | #define CONFIG_SYS_NS16550_REG_SIZE -4 | |
221 | #define CONFIG_SYS_NS16550_COM1 SOCFPGA_UART0_ADDRESS | |
222 | #ifdef CONFIG_SOCFPGA_VIRTUAL_TARGET | |
223 | #define CONFIG_SYS_NS16550_CLK 1000000 | |
224 | #else | |
225 | #define CONFIG_SYS_NS16550_CLK 100000000 | |
226 | #endif | |
227 | #define CONFIG_CONS_INDEX 1 | |
228 | #define CONFIG_BAUDRATE 115200 | |
229 | ||
20cadbbe MV |
230 | /* |
231 | * USB | |
232 | */ | |
233 | #ifdef CONFIG_CMD_USB | |
234 | #define CONFIG_USB_DWC2 | |
235 | #define CONFIG_USB_STORAGE | |
236 | /* | |
237 | * NOTE: User must define either of the following to select which | |
238 | * of the two USB controllers available on SoCFPGA to use. | |
239 | * The DWC2 driver doesn't support multiple USB controllers. | |
240 | * #define CONFIG_USB_DWC2_REG_ADDR SOCFPGA_USB0_ADDRESS | |
241 | * #define CONFIG_USB_DWC2_REG_ADDR SOCFPGA_USB1_ADDRESS | |
242 | */ | |
243 | #endif | |
244 | ||
0223a95c MV |
245 | /* |
246 | * USB Gadget (DFU, UMS) | |
247 | */ | |
248 | #if defined(CONFIG_CMD_DFU) || defined(CONFIG_CMD_USB_MASS_STORAGE) | |
249 | #define CONFIG_USB_GADGET | |
250 | #define CONFIG_USB_GADGET_S3C_UDC_OTG | |
251 | #define CONFIG_USB_GADGET_DUALSPEED | |
252 | #define CONFIG_USB_GADGET_VBUS_DRAW 2 | |
253 | ||
254 | /* USB Composite download gadget - g_dnl */ | |
01acd6ab PK |
255 | #define CONFIG_USB_GADGET_DOWNLOAD |
256 | #define CONFIG_USB_FUNCTION_MASS_STORAGE | |
0223a95c | 257 | |
01acd6ab | 258 | #define CONFIG_USB_FUNCTION_DFU |
0223a95c MV |
259 | #define CONFIG_DFU_MMC |
260 | #define CONFIG_SYS_DFU_DATA_BUF_SIZE (32 * 1024 * 1024) | |
261 | #define DFU_DEFAULT_POLL_TIMEOUT 300 | |
262 | ||
263 | /* USB IDs */ | |
264 | #define CONFIG_G_DNL_VENDOR_NUM 0x0525 /* NetChip */ | |
265 | #define CONFIG_G_DNL_PRODUCT_NUM 0xA4A5 /* Linux-USB File-backed Storage Gadget */ | |
266 | #define CONFIG_G_DNL_UMS_VENDOR_NUM CONFIG_G_DNL_VENDOR_NUM | |
267 | #define CONFIG_G_DNL_UMS_PRODUCT_NUM CONFIG_G_DNL_PRODUCT_NUM | |
268 | #ifndef CONFIG_G_DNL_MANUFACTURER | |
269 | #define CONFIG_G_DNL_MANUFACTURER "Altera" | |
270 | #endif | |
271 | #endif | |
272 | ||
5095ee08 PM |
273 | /* |
274 | * U-Boot environment | |
275 | */ | |
276 | #define CONFIG_SYS_CONSOLE_IS_IN_ENV | |
277 | #define CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE | |
278 | #define CONFIG_SYS_CONSOLE_ENV_OVERWRITE | |
279 | #define CONFIG_ENV_IS_NOWHERE | |
280 | #define CONFIG_ENV_SIZE 4096 | |
281 | ||
282 | /* | |
283 | * SPL | |
34584d19 MV |
284 | * |
285 | * SRAM Memory layout: | |
286 | * | |
287 | * 0xFFFF_0000 ...... Start of SRAM | |
288 | * 0xFFFF_xxxx ...... Top of stack (grows down) | |
289 | * 0xFFFF_yyyy ...... Malloc area | |
290 | * 0xFFFF_zzzz ...... Global Data | |
291 | * 0xFFFF_FF00 ...... End of SRAM | |
5095ee08 PM |
292 | */ |
293 | #define CONFIG_SPL_FRAMEWORK | |
5095ee08 | 294 | #define CONFIG_SPL_RAM_DEVICE |
34584d19 | 295 | #define CONFIG_SPL_TEXT_BASE CONFIG_SYS_INIT_RAM_ADDR |
6868160a | 296 | #define CONFIG_SPL_MAX_SIZE (64 * 1024) |
7599b53d MV |
297 | #ifdef CONFIG_SPL_BUILD |
298 | #define CONFIG_SYS_MALLOC_SIMPLE | |
299 | #endif | |
5095ee08 | 300 | |
5095ee08 PM |
301 | #define CONFIG_SPL_LIBCOMMON_SUPPORT |
302 | #define CONFIG_SPL_LIBGENERIC_SUPPORT | |
303 | #define CONFIG_SPL_WATCHDOG_SUPPORT | |
304 | #define CONFIG_SPL_SERIAL_SUPPORT | |
d3f34e75 | 305 | #define CONFIG_SPL_MMC_SUPPORT |
346d6f56 | 306 | #define CONFIG_SPL_SPI_SUPPORT |
d3f34e75 MV |
307 | |
308 | /* SPL SDMMC boot support */ | |
309 | #ifdef CONFIG_SPL_MMC_SUPPORT | |
310 | #if defined(CONFIG_SPL_FAT_SUPPORT) || defined(CONFIG_SPL_EXT_SUPPORT) | |
311 | #define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 2 | |
312 | #define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot-dtb.img" | |
313 | #define CONFIG_SPL_LIBDISK_SUPPORT | |
314 | #else | |
315 | #define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 3 | |
316 | #define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0xa00 /* offset 2560 sect (1M+256k) */ | |
317 | #define CONFIG_SYS_U_BOOT_MAX_SIZE_SECTORS 800 /* 400 KB */ | |
318 | #endif | |
319 | #endif | |
5095ee08 | 320 | |
346d6f56 MV |
321 | /* SPL QSPI boot support */ |
322 | #ifdef CONFIG_SPL_SPI_SUPPORT | |
323 | #define CONFIG_DM_SEQ_ALIAS 1 | |
324 | #define CONFIG_SPL_SPI_FLASH_SUPPORT | |
325 | #define CONFIG_SPL_SPI_LOAD | |
326 | #define CONFIG_SYS_SPI_U_BOOT_OFFS 0x40000 | |
327 | #endif | |
328 | ||
a717b811 DN |
329 | /* |
330 | * Stack setup | |
331 | */ | |
332 | #define CONFIG_SPL_STACK CONFIG_SYS_INIT_SP_ADDR | |
333 | ||
5095ee08 | 334 | #endif /* __CONFIG_SOCFPGA_CYCLONE5_COMMON_H__ */ |