]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/sunxi-common.h
common: Add DISPLAY_BOARDINFO
[people/ms/u-boot.git] / include / configs / sunxi-common.h
CommitLineData
cba69eee
IC
1/*
2 * (C) Copyright 2012-2012 Henrik Nordstrom <henrik@henriknordstrom.net>
3 *
4 * (C) Copyright 2007-2011
5 * Allwinner Technology Co., Ltd. <www.allwinnertech.com>
6 * Tom Cubie <tangliang@allwinnertech.com>
7 *
8 * Configuration settings for the Allwinner sunxi series of boards.
9 *
10 * SPDX-License-Identifier: GPL-2.0+
11 */
12
13#ifndef _SUNXI_COMMON_CONFIG_H
14#define _SUNXI_COMMON_CONFIG_H
15
daf6d399 16#include <asm/arch/cpu.h>
e049fe28
HG
17#include <linux/stringify.h>
18
77ef1369
SS
19#ifdef CONFIG_OLD_SUNXI_KERNEL_COMPAT
20/*
21 * The U-Boot workarounds bugs in the outdated buggy sunxi-3.4 kernels at the
22 * expense of restricting some features, so the regular machine id values can
23 * be used.
24 */
25# define CONFIG_MACH_TYPE_COMPAT_REV 0
26#else
27/*
28 * A compatibility guard to prevent loading outdated buggy sunxi-3.4 kernels.
29 * Only sunxi-3.4 kernels with appropriate fixes applied are able to pass
30 * beyond the machine id check.
31 */
32# define CONFIG_MACH_TYPE_COMPAT_REV 1
33#endif
34
cba69eee
IC
35/*
36 * High Level Configuration Options
37 */
38#define CONFIG_SUNXI /* sunxi family */
50827a59 39#ifdef CONFIG_SPL_BUILD
50827a59
IC
40#define CONFIG_SYS_THUMB_BUILD /* Thumbs mode to save space in SPL */
41#endif
cba69eee 42
cba69eee 43/* Serial & console */
cba69eee
IC
44#define CONFIG_SYS_NS16550_SERIAL
45/* ns16550 reg in the low bits of cpu reg */
cba69eee 46#define CONFIG_SYS_NS16550_CLK 24000000
4fb60552 47#ifndef CONFIG_DM_SERIAL
1a81cf83
SG
48# define CONFIG_SYS_NS16550_REG_SIZE -4
49# define CONFIG_SYS_NS16550_COM1 SUNXI_UART0_BASE
50# define CONFIG_SYS_NS16550_COM2 SUNXI_UART1_BASE
51# define CONFIG_SYS_NS16550_COM3 SUNXI_UART2_BASE
52# define CONFIG_SYS_NS16550_COM4 SUNXI_UART3_BASE
53# define CONFIG_SYS_NS16550_COM5 SUNXI_R_UART_BASE
54#endif
cba69eee 55
8a65f69c 56/* CPU */
d96ebc46 57#define CONFIG_TIMER_CLK_FREQ 24000000
8a65f69c 58
e049fe28
HG
59/*
60 * The DRAM Base differs between some models. We cannot use macros for the
61 * CONFIG_FOO defines which contain the DRAM base address since they end
62 * up unexpanded in include/autoconf.mk .
63 *
64 * So we have to have this #ifdef #else #endif block for these.
65 */
66#ifdef CONFIG_MACH_SUN9I
67#define SDRAM_OFFSET(x) 0x2##x
68#define CONFIG_SYS_SDRAM_BASE 0x20000000
69#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* default load address */
70#define CONFIG_SYS_TEXT_BASE 0x2a000000
71#define CONFIG_PRE_CON_BUF_ADDR 0x2f000000
ff42d107
HG
72/* Note SPL_STACK_R_ADDR is set through Kconfig, we include it here
73 * since it needs to fit in with the other values. By also #defining it
74 * we get warnings if the Kconfig value mismatches. */
75#define CONFIG_SPL_STACK_R_ADDR 0x2fe00000
e049fe28
HG
76#define CONFIG_SPL_BSS_START_ADDR 0x2ff80000
77#else
78#define SDRAM_OFFSET(x) 0x4##x
cba69eee 79#define CONFIG_SYS_SDRAM_BASE 0x40000000
e049fe28
HG
80#define CONFIG_SYS_LOAD_ADDR 0x42000000 /* default load address */
81#define CONFIG_SYS_TEXT_BASE 0x4a000000
82#define CONFIG_PRE_CON_BUF_ADDR 0x4f000000
ff42d107
HG
83/* Note SPL_STACK_R_ADDR is set through Kconfig, we include it here
84 * since it needs to fit in with the other values. By also #defining it
85 * we get warnings if the Kconfig value mismatches. */
86#define CONFIG_SPL_STACK_R_ADDR 0x4fe00000
e049fe28
HG
87#define CONFIG_SPL_BSS_START_ADDR 0x4ff80000
88#endif
89
90#define CONFIG_SPL_BSS_MAX_SIZE 0x00080000 /* 512 KiB */
e049fe28 91
d96ebc46 92#if defined(CONFIG_MACH_SUN9I) || defined(CONFIG_MACH_SUN50I)
77fe9887
HG
93/*
94 * The A80's A1 sram starts at 0x00010000 rather then at 0x00000000 and is
95 * slightly bigger. Note that it is possible to map the first 32 KiB of the
96 * A1 at 0x00000000 like with older SoCs by writing 0x16aa0001 to the
97 * undocumented 0x008000e0 SYS_CTRL register. Where the 16aa is a key and
98 * the 1 actually activates the mapping of the first 32 KiB to 0x00000000.
99 */
100#define CONFIG_SYS_INIT_RAM_ADDR 0x10000
eb504fa1 101#define CONFIG_SYS_INIT_RAM_SIZE 0x08000 /* FIXME: 40 KiB ? */
77fe9887 102#else
cba69eee
IC
103#define CONFIG_SYS_INIT_RAM_ADDR 0x0
104#define CONFIG_SYS_INIT_RAM_SIZE 0x8000 /* 32 KiB */
77fe9887 105#endif
cba69eee
IC
106
107#define CONFIG_SYS_INIT_SP_OFFSET \
108 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
109#define CONFIG_SYS_INIT_SP_ADDR \
110 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
111
112#define CONFIG_NR_DRAM_BANKS 1
113#define PHYS_SDRAM_0 CONFIG_SYS_SDRAM_BASE
114#define PHYS_SDRAM_0_SIZE 0x80000000 /* 2 GiB */
115
a6e50a88
IC
116#ifdef CONFIG_AHCI
117#define CONFIG_LIBATA
118#define CONFIG_SCSI_AHCI
119#define CONFIG_SCSI_AHCI_PLAT
120#define CONFIG_SUNXI_AHCI
0751b138 121#define CONFIG_SYS_64BIT_LBA
a6e50a88
IC
122#define CONFIG_SYS_SCSI_MAX_SCSI_ID 1
123#define CONFIG_SYS_SCSI_MAX_LUN 1
124#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
125 CONFIG_SYS_SCSI_MAX_LUN)
c649e3c9 126#define CONFIG_SCSI
a6e50a88
IC
127#endif
128
cba69eee
IC
129#define CONFIG_SETUP_MEMORY_TAGS
130#define CONFIG_CMDLINE_TAG
131#define CONFIG_INITRD_TAG
9f852211 132#define CONFIG_SERIAL_TAG
cba69eee 133
e5268616 134#ifdef CONFIG_NAND_SUNXI
a0dfa88b 135#define CONFIG_SYS_NAND_MAX_ECCPOS 1664
4ccae81c
BB
136#define CONFIG_SYS_NAND_ONFI_DETECTION
137#define CONFIG_SYS_MAX_NAND_DEVICE 8
960caeba
PZ
138#endif
139
19e99fb4 140#ifdef CONFIG_SPL_SPI_SUNXI
19e99fb4
SS
141#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x8000
142#endif
143
e24ea55c 144/* mmc config */
44c79879 145#ifdef CONFIG_MMC
e24ea55c 146#define CONFIG_GENERIC_MMC
e24ea55c
IC
147#define CONFIG_MMC_SUNXI
148#define CONFIG_MMC_SUNXI_SLOT 0
e24ea55c
IC
149#define CONFIG_ENV_IS_IN_MMC
150#define CONFIG_SYS_MMC_ENV_DEV 0 /* first detected MMC controller */
ff2b47f6 151#endif
e24ea55c 152
5c965ed9
HG
153/* 64MB of malloc() pool */
154#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (64 << 20))
cba69eee
IC
155
156/*
157 * Miscellaneous configurable options
158 */
06beadb0
IC
159#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
160#define CONFIG_SYS_PBSIZE 1024 /* Print Buffer Size */
cba69eee 161#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
cba69eee
IC
162
163/* Boot Argument Buffer Size */
164#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
165
cba69eee 166/* standalone support */
e049fe28 167#define CONFIG_STANDALONE_LOAD_ADDR CONFIG_SYS_LOAD_ADDR
cba69eee 168
cba69eee
IC
169/* baudrate */
170#define CONFIG_BAUDRATE 115200
171
172/* The stack sizes are set up in start.S using the settings below */
173#define CONFIG_STACKSIZE (256 << 10) /* 256 KiB */
174
175/* FLASH and environment organization */
176
177#define CONFIG_SYS_NO_FLASH
178
fa5e1020 179#define CONFIG_SYS_MONITOR_LEN (768 << 10) /* 768 KiB */
cba69eee 180
e24ea55c 181#define CONFIG_ENV_OFFSET (544 << 10) /* (8 + 24 + 512) KiB */
cba69eee
IC
182#define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */
183
cba69eee
IC
184#define CONFIG_FAT_WRITE /* enable write access */
185
186#define CONFIG_SPL_FRAMEWORK
cba69eee 187
942cb0b6
SG
188#define CONFIG_SPL_BOARD_LOAD_IMAGE
189
d96ebc46 190#if defined(CONFIG_MACH_SUN9I)
b19236fd
SS
191#define CONFIG_SPL_TEXT_BASE 0x10040 /* sram start+header */
192#define CONFIG_SPL_MAX_SIZE 0x5fc0 /* ? KiB on sun9i */
d96ebc46 193#elif defined(CONFIG_MACH_SUN50I)
b19236fd
SS
194#define CONFIG_SPL_TEXT_BASE 0x10040 /* sram start+header */
195#define CONFIG_SPL_MAX_SIZE 0x7fc0 /* 32 KiB on sun50i */
d96ebc46 196#else
b19236fd
SS
197#define CONFIG_SPL_TEXT_BASE 0x40 /* sram start+header */
198#define CONFIG_SPL_MAX_SIZE 0x5fc0 /* 24KB on sun4i/sun7i */
d96ebc46 199#endif
50827a59 200
d96ebc46 201#ifndef CONFIG_ARM64
50827a59 202#define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/armv7/sunxi/u-boot-spl.lds"
d96ebc46 203#endif
50827a59
IC
204
205#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 80 /* 40KiB */
206#define CONFIG_SPL_PAD_TO 32768 /* decimal for 'dd' */
207
d96ebc46 208#if defined(CONFIG_MACH_SUN9I) || defined(CONFIG_MACH_SUN50I)
eb504fa1
AP
209/* FIXME: 40 KiB instead of 32 KiB ? */
210#define LOW_LEVEL_SRAM_STACK 0x00018000
d96ebc46
SS
211#define CONFIG_SPL_STACK LOW_LEVEL_SRAM_STACK
212#else
cba69eee
IC
213/* end of 32 KiB in sram */
214#define LOW_LEVEL_SRAM_STACK 0x00008000 /* End of sram */
215#define CONFIG_SPL_STACK LOW_LEVEL_SRAM_STACK
d96ebc46 216#endif
cba69eee 217
6620377e 218/* I2C */
0d8382ae
JW
219#if defined CONFIG_AXP152_POWER || defined CONFIG_AXP209_POWER || \
220 defined CONFIG_SY8106A_POWER
ad40610b
HG
221#endif
222
6c739c5d
PK
223#if defined CONFIG_I2C0_ENABLE || defined CONFIG_I2C1_ENABLE || \
224 defined CONFIG_I2C2_ENABLE || defined CONFIG_I2C3_ENABLE || \
9d082687 225 defined CONFIG_I2C4_ENABLE || defined CONFIG_R_I2C_ENABLE
8b2db32a 226#define CONFIG_SYS_I2C
6620377e
HG
227#define CONFIG_SYS_I2C_MVTWSI
228#define CONFIG_SYS_I2C_SPEED 400000
229#define CONFIG_SYS_I2C_SLAVE 0x7f
8b2db32a 230#endif
55410089
HG
231
232#if defined CONFIG_VIDEO_LCD_PANEL_I2C && !(defined CONFIG_SPL_BUILD)
233#define CONFIG_SYS_I2C_SOFT
234#define CONFIG_SYS_I2C_SOFT_SPEED 50000
235#define CONFIG_SYS_I2C_SOFT_SLAVE 0x00
55410089
HG
236/* We use pin names in Kconfig and sunxi_name_to_gpio() */
237#define CONFIG_SOFT_I2C_GPIO_SDA soft_i2c_gpio_sda
238#define CONFIG_SOFT_I2C_GPIO_SCL soft_i2c_gpio_scl
239#ifndef __ASSEMBLY__
240extern int soft_i2c_gpio_sda;
241extern int soft_i2c_gpio_scl;
242#endif
1fc42018
HG
243#define CONFIG_VIDEO_LCD_I2C_BUS 0 /* The lcd panel soft i2c is bus 0 */
244#define CONFIG_SYS_SPD_BUS_NUM 1 /* And the axp209 i2c bus is bus 1 */
245#else
246#define CONFIG_SYS_SPD_BUS_NUM 0 /* The axp209 i2c bus is bus 0 */
247#define CONFIG_VIDEO_LCD_I2C_BUS -1 /* NA, but necessary to compile */
55410089
HG
248#endif
249
14bc66bd 250/* PMU */
95ab8fee 251#if defined CONFIG_AXP152_POWER || defined CONFIG_AXP209_POWER || \
0d8382ae
JW
252 defined CONFIG_AXP221_POWER || defined CONFIG_AXP818_POWER || \
253 defined CONFIG_SY8106A_POWER
14bc66bd
HN
254#endif
255
f84269c5 256#ifndef CONFIG_CONS_INDEX
cba69eee 257#define CONFIG_CONS_INDEX 1 /* UART0 */
f84269c5 258#endif
cba69eee 259
a5da3c83 260#ifdef CONFIG_REQUIRE_SERIAL_CONSOLE
f3133962
HG
261#if CONFIG_CONS_INDEX == 1
262#ifdef CONFIG_MACH_SUN9I
263#define OF_STDOUT_PATH "/soc/serial@07000000:115200"
264#else
265#define OF_STDOUT_PATH "/soc@01c00000/serial@01c28000:115200"
266#endif
267#elif CONFIG_CONS_INDEX == 2 && defined(CONFIG_MACH_SUN5I)
268#define OF_STDOUT_PATH "/soc@01c00000/serial@01c28400:115200"
5cd83b11
LI
269#elif CONFIG_CONS_INDEX == 3 && defined(CONFIG_MACH_SUN8I)
270#define OF_STDOUT_PATH "/soc@01c00000/serial@01c28800:115200"
f3133962
HG
271#elif CONFIG_CONS_INDEX == 5 && defined(CONFIG_MACH_SUN8I)
272#define OF_STDOUT_PATH "/soc@01c00000/serial@01f02800:115200"
273#else
274#error Unsupported console port nr. Please fix stdout-path in sunxi-common.h.
275#endif
a5da3c83 276#endif /* ifdef CONFIG_REQUIRE_SERIAL_CONSOLE */
f3133962 277
abce2c62
IC
278/* GPIO */
279#define CONFIG_SUNXI_GPIO
abce2c62 280
7f2c521f
LV
281#ifdef CONFIG_VIDEO
282/*
5633a296
HG
283 * The amount of RAM to keep free at the top of RAM when relocating u-boot,
284 * to use as framebuffer. This must be a multiple of 4096.
7f2c521f 285 */
5c965ed9 286#define CONFIG_SUNXI_MAX_FB_SIZE (16 << 20)
7f2c521f 287
2d7a084b
LV
288/* Do we want to initialize a simple FB? */
289#define CONFIG_VIDEO_DT_SIMPLEFB
290
7f2c521f
LV
291#define CONFIG_VIDEO_SUNXI
292
293#define CONFIG_CFB_CONSOLE
294#define CONFIG_VIDEO_SW_CURSOR
295#define CONFIG_VIDEO_LOGO
be8ec633 296#define CONFIG_VIDEO_STD_TIMINGS
75481607 297#define CONFIG_I2C_EDID
58332f89 298#define VIDEO_LINE_LEN (pGD->plnSizeX)
7f2c521f
LV
299
300/* allow both serial and cfb console. */
301#define CONFIG_CONSOLE_MUX
302/* stop x86 thinking in cfbconsole from trying to init a pc keyboard */
303#define CONFIG_VGA_AS_SINGLE_DEVICE
304
7f2c521f
LV
305#endif /* CONFIG_VIDEO */
306
c26fb9db
HG
307/* Ethernet support */
308#ifdef CONFIG_SUNXI_EMAC
8145dea4 309#define CONFIG_PHY_ADDR 1
c26fb9db 310#define CONFIG_MII /* MII PHY management */
8145dea4 311#define CONFIG_PHYLIB
c26fb9db
HG
312#endif
313
5835823d 314#ifdef CONFIG_SUNXI_GMAC
5835823d
IC
315#define CONFIG_PHY_GIGE /* GMAC can use gigabit PHY */
316#define CONFIG_PHY_ADDR 1
317#define CONFIG_MII /* MII PHY management */
1eae8f66 318#define CONFIG_PHY_REALTEK
5835823d
IC
319#endif
320
2582ca0d 321#ifdef CONFIG_USB_EHCI_HCD
6a72e804
HG
322#define CONFIG_USB_OHCI_NEW
323#define CONFIG_USB_OHCI_SUNXI
324#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 1
3584f30c 325#define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 1
1a800f7a
HG
326#endif
327
328#ifdef CONFIG_USB_MUSB_SUNXI
95de1e2f 329#define CONFIG_USB_MUSB_PIO_ONLY
1a800f7a
HG
330#endif
331
b21144eb 332#ifdef CONFIG_USB_MUSB_GADGET
aaa4a9e3
SP
333#define CONFIG_USB_FUNCTION_FASTBOOT
334#define CONFIG_USB_FUNCTION_MASS_STORAGE
b21144eb
PK
335#endif
336
337#ifdef CONFIG_USB_FUNCTION_FASTBOOT
338#define CONFIG_CMD_FASTBOOT
339#define CONFIG_FASTBOOT_BUF_ADDR CONFIG_SYS_LOAD_ADDR
340#define CONFIG_FASTBOOT_BUF_SIZE 0x2000000
bac83fb0 341#define CONFIG_ANDROID_BOOT_IMAGE
b21144eb
PK
342
343#define CONFIG_FASTBOOT_FLASH
44c79879
MR
344
345#ifdef CONFIG_MMC
b21144eb
PK
346#define CONFIG_FASTBOOT_FLASH_MMC_DEV 0
347#define CONFIG_EFI_PARTITION
348#endif
44c79879 349#endif
b21144eb
PK
350
351#ifdef CONFIG_USB_FUNCTION_MASS_STORAGE
b21144eb
PK
352#endif
353
86b49093
HG
354#ifdef CONFIG_USB_KEYBOARD
355#define CONFIG_CONSOLE_MUX
356#define CONFIG_PREBOOT
357#define CONFIG_SYS_STDIO_DEREGISTER
eab9433a 358#define CONFIG_SYS_USB_EVENT_POLL_VIA_INT_QUEUE
86b49093
HG
359#endif
360
cba69eee
IC
361#if !defined CONFIG_ENV_IS_IN_MMC && \
362 !defined CONFIG_ENV_IS_IN_NAND && \
363 !defined CONFIG_ENV_IS_IN_FAT && \
364 !defined CONFIG_ENV_IS_IN_SPI_FLASH
365#define CONFIG_ENV_IS_NOWHERE
366#endif
367
b41d7d05 368#define CONFIG_MISC_INIT_R
7f2c521f 369#define CONFIG_SYS_CONSOLE_IS_IN_ENV
b41d7d05 370
cba69eee
IC
371#ifndef CONFIG_SPL_BUILD
372#include <config_distro_defaults.h>
2ec3a612 373
a7925078
SS
374/* Enable pre-console buffer to get complete log on the VGA console */
375#define CONFIG_PRE_CONSOLE_BUFFER
a8552c7c 376#define CONFIG_PRE_CON_BUF_SZ 4096 /* Aprox 2 80*25 screens */
a7925078 377
671f9ad8
AP
378#ifdef CONFIG_ARM64
379/*
380 * Boards seem to come with at least 512MB of DRAM.
381 * The kernel should go at 512K, which is the default text offset (that will
382 * be adjusted at runtime if needed).
383 * There is no compression for arm64 kernels (yet), so leave some space
384 * for really big kernels, say 256MB for now.
385 * Scripts, PXE and DTBs should go afterwards, leaving the rest for the initrd.
386 * Align the initrd to a 2MB page.
387 */
388#define KERNEL_ADDR_R __stringify(SDRAM_OFFSET(0080000))
389#define FDT_ADDR_R __stringify(SDRAM_OFFSET(FA00000))
390#define SCRIPT_ADDR_R __stringify(SDRAM_OFFSET(FC00000))
391#define PXEFILE_ADDR_R __stringify(SDRAM_OFFSET(FD00000))
392#define RAMDISK_ADDR_R __stringify(SDRAM_OFFSET(FE00000))
393
394#else
8c95c556 395/*
5c965ed9 396 * 160M RAM (256M minimum minus 64MB heap + 32MB for u-boot, stack, fb, etc.
8c95c556
HG
397 * 32M uncompressed kernel, 16M compressed kernel, 1M fdt,
398 * 1M script, 1M pxe and the ramdisk at the end.
399 */
2a909c5f
SS
400
401#define KERNEL_ADDR_R __stringify(SDRAM_OFFSET(2000000))
402#define FDT_ADDR_R __stringify(SDRAM_OFFSET(3000000))
403#define SCRIPT_ADDR_R __stringify(SDRAM_OFFSET(3100000))
404#define PXEFILE_ADDR_R __stringify(SDRAM_OFFSET(3200000))
405#define RAMDISK_ADDR_R __stringify(SDRAM_OFFSET(3300000))
671f9ad8 406#endif
2a909c5f 407
846e3254 408#define MEM_LAYOUT_ENV_SETTINGS \
5c965ed9 409 "bootm_size=0xa000000\0" \
2a909c5f
SS
410 "kernel_addr_r=" KERNEL_ADDR_R "\0" \
411 "fdt_addr_r=" FDT_ADDR_R "\0" \
412 "scriptaddr=" SCRIPT_ADDR_R "\0" \
413 "pxefile_addr_r=" PXEFILE_ADDR_R "\0" \
414 "ramdisk_addr_r=" RAMDISK_ADDR_R "\0"
415
416#define DFU_ALT_INFO_RAM \
417 "dfu_alt_info_ram=" \
418 "kernel ram " KERNEL_ADDR_R " 0x1000000;" \
419 "fdt ram " FDT_ADDR_R " 0x100000;" \
420 "ramdisk ram " RAMDISK_ADDR_R " 0x4000000\0"
846e3254 421
41f8e9f5
CYT
422#ifdef CONFIG_MMC
423#define BOOT_TARGET_DEVICES_MMC(func) func(MMC, mmc, 0)
5a37a400
KM
424#if CONFIG_MMC_SUNXI_SLOT_EXTRA != -1
425#define BOOT_TARGET_DEVICES_MMC_EXTRA(func) func(MMC, mmc, 1)
426#else
427#define BOOT_TARGET_DEVICES_MMC_EXTRA(func)
428#endif
41f8e9f5
CYT
429#else
430#define BOOT_TARGET_DEVICES_MMC(func)
5a37a400 431#define BOOT_TARGET_DEVICES_MMC_EXTRA(func)
41f8e9f5
CYT
432#endif
433
2ec3a612
HG
434#ifdef CONFIG_AHCI
435#define BOOT_TARGET_DEVICES_SCSI(func) func(SCSI, scsi, 0)
436#else
437#define BOOT_TARGET_DEVICES_SCSI(func)
438#endif
439
2582ca0d 440#ifdef CONFIG_USB_STORAGE
859b3f14
CYT
441#define BOOT_TARGET_DEVICES_USB(func) func(USB, usb, 0)
442#else
443#define BOOT_TARGET_DEVICES_USB(func)
444#endif
445
f3b589c0
BN
446/* FEL boot support, auto-execute boot.scr if a script address was provided */
447#define BOOTENV_DEV_FEL(devtypeu, devtypel, instance) \
448 "bootcmd_fel=" \
449 "if test -n ${fel_booted} && test -n ${fel_scriptaddr}; then " \
450 "echo '(FEL boot)'; " \
451 "source ${fel_scriptaddr}; " \
452 "fi\0"
453#define BOOTENV_DEV_NAME_FEL(devtypeu, devtypel, instance) \
454 "fel "
455
2ec3a612 456#define BOOT_TARGET_DEVICES(func) \
f3b589c0 457 func(FEL, fel, na) \
41f8e9f5 458 BOOT_TARGET_DEVICES_MMC(func) \
5a37a400 459 BOOT_TARGET_DEVICES_MMC_EXTRA(func) \
2ec3a612 460 BOOT_TARGET_DEVICES_SCSI(func) \
859b3f14 461 BOOT_TARGET_DEVICES_USB(func) \
2ec3a612
HG
462 func(PXE, pxe, na) \
463 func(DHCP, dhcp, na)
464
3b824025
HG
465#ifdef CONFIG_OLD_SUNXI_KERNEL_COMPAT
466#define BOOTCMD_SUNXI_COMPAT \
467 "bootcmd_sunxi_compat=" \
468 "setenv root /dev/mmcblk0p3 rootwait; " \
469 "if ext2load mmc 0 0x44000000 uEnv.txt; then " \
470 "echo Loaded environment from uEnv.txt; " \
471 "env import -t 0x44000000 ${filesize}; " \
472 "fi; " \
473 "setenv bootargs console=${console} root=${root} ${extraargs}; " \
474 "ext2load mmc 0 0x43000000 script.bin && " \
475 "ext2load mmc 0 0x48000000 uImage && " \
476 "bootm 0x48000000\0"
477#else
478#define BOOTCMD_SUNXI_COMPAT
479#endif
480
2ec3a612
HG
481#include <config_distro_bootcmd.h>
482
86b49093
HG
483#ifdef CONFIG_USB_KEYBOARD
484#define CONSOLE_STDIN_SETTINGS \
485 "preboot=usb start\0" \
486 "stdin=serial,usbkbd\0"
487#else
7f2c521f
LV
488#define CONSOLE_STDIN_SETTINGS \
489 "stdin=serial\0"
86b49093 490#endif
7f2c521f
LV
491
492#ifdef CONFIG_VIDEO
493#define CONSOLE_STDOUT_SETTINGS \
494 "stdout=serial,vga\0" \
495 "stderr=serial,vga\0"
496#else
497#define CONSOLE_STDOUT_SETTINGS \
498 "stdout=serial\0" \
499 "stderr=serial\0"
500#endif
501
502#define CONSOLE_ENV_SETTINGS \
503 CONSOLE_STDIN_SETTINGS \
504 CONSOLE_STDOUT_SETTINGS
505
2ec3a612 506#define CONFIG_EXTRA_ENV_SETTINGS \
7f2c521f 507 CONSOLE_ENV_SETTINGS \
846e3254 508 MEM_LAYOUT_ENV_SETTINGS \
2a909c5f 509 DFU_ALT_INFO_RAM \
25acd33f 510 "fdtfile=" CONFIG_DEFAULT_DEVICE_TREE ".dtb\0" \
846e3254 511 "console=ttyS0,115200\0" \
3b824025 512 BOOTCMD_SUNXI_COMPAT \
2ec3a612
HG
513 BOOTENV
514
515#else /* ifndef CONFIG_SPL_BUILD */
516#define CONFIG_EXTRA_ENV_SETTINGS
cba69eee
IC
517#endif
518
519#endif /* _SUNXI_COMMON_CONFIG_H */