]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/sunxi-common.h
Remove config_distro_defaults.h
[people/ms/u-boot.git] / include / configs / sunxi-common.h
CommitLineData
cba69eee
IC
1/*
2 * (C) Copyright 2012-2012 Henrik Nordstrom <henrik@henriknordstrom.net>
3 *
4 * (C) Copyright 2007-2011
5 * Allwinner Technology Co., Ltd. <www.allwinnertech.com>
6 * Tom Cubie <tangliang@allwinnertech.com>
7 *
8 * Configuration settings for the Allwinner sunxi series of boards.
9 *
10 * SPDX-License-Identifier: GPL-2.0+
11 */
12
13#ifndef _SUNXI_COMMON_CONFIG_H
14#define _SUNXI_COMMON_CONFIG_H
15
daf6d399 16#include <asm/arch/cpu.h>
e049fe28
HG
17#include <linux/stringify.h>
18
77ef1369
SS
19#ifdef CONFIG_OLD_SUNXI_KERNEL_COMPAT
20/*
21 * The U-Boot workarounds bugs in the outdated buggy sunxi-3.4 kernels at the
22 * expense of restricting some features, so the regular machine id values can
23 * be used.
24 */
25# define CONFIG_MACH_TYPE_COMPAT_REV 0
26#else
27/*
28 * A compatibility guard to prevent loading outdated buggy sunxi-3.4 kernels.
29 * Only sunxi-3.4 kernels with appropriate fixes applied are able to pass
30 * beyond the machine id check.
31 */
32# define CONFIG_MACH_TYPE_COMPAT_REV 1
33#endif
34
d29adf8e
AP
35#ifdef CONFIG_ARM64
36#define CONFIG_BUILD_TARGET "u-boot.itb"
e628f008 37#define CONFIG_SYS_BOOTM_LEN (32 << 20)
d29adf8e
AP
38#endif
39
cba69eee 40/* Serial & console */
cba69eee
IC
41#define CONFIG_SYS_NS16550_SERIAL
42/* ns16550 reg in the low bits of cpu reg */
cba69eee 43#define CONFIG_SYS_NS16550_CLK 24000000
4fb60552 44#ifndef CONFIG_DM_SERIAL
1a81cf83
SG
45# define CONFIG_SYS_NS16550_REG_SIZE -4
46# define CONFIG_SYS_NS16550_COM1 SUNXI_UART0_BASE
47# define CONFIG_SYS_NS16550_COM2 SUNXI_UART1_BASE
48# define CONFIG_SYS_NS16550_COM3 SUNXI_UART2_BASE
49# define CONFIG_SYS_NS16550_COM4 SUNXI_UART3_BASE
50# define CONFIG_SYS_NS16550_COM5 SUNXI_R_UART_BASE
51#endif
cba69eee 52
8a65f69c 53/* CPU */
e4916e85 54#define COUNTER_FREQUENCY 24000000
8a65f69c 55
e049fe28
HG
56/*
57 * The DRAM Base differs between some models. We cannot use macros for the
58 * CONFIG_FOO defines which contain the DRAM base address since they end
59 * up unexpanded in include/autoconf.mk .
60 *
61 * So we have to have this #ifdef #else #endif block for these.
62 */
63#ifdef CONFIG_MACH_SUN9I
64#define SDRAM_OFFSET(x) 0x2##x
65#define CONFIG_SYS_SDRAM_BASE 0x20000000
66#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* default load address */
ff42d107
HG
67/* Note SPL_STACK_R_ADDR is set through Kconfig, we include it here
68 * since it needs to fit in with the other values. By also #defining it
69 * we get warnings if the Kconfig value mismatches. */
70#define CONFIG_SPL_STACK_R_ADDR 0x2fe00000
e049fe28
HG
71#define CONFIG_SPL_BSS_START_ADDR 0x2ff80000
72#else
73#define SDRAM_OFFSET(x) 0x4##x
cba69eee 74#define CONFIG_SYS_SDRAM_BASE 0x40000000
e049fe28 75#define CONFIG_SYS_LOAD_ADDR 0x42000000 /* default load address */
c199489f 76/* V3s do not have enough memory to place code at 0x4a000000 */
ff42d107
HG
77/* Note SPL_STACK_R_ADDR is set through Kconfig, we include it here
78 * since it needs to fit in with the other values. By also #defining it
79 * we get warnings if the Kconfig value mismatches. */
80#define CONFIG_SPL_STACK_R_ADDR 0x4fe00000
e049fe28
HG
81#define CONFIG_SPL_BSS_START_ADDR 0x4ff80000
82#endif
83
84#define CONFIG_SPL_BSS_MAX_SIZE 0x00080000 /* 512 KiB */
e049fe28 85
bc613d85 86#ifdef CONFIG_SUNXI_HIGH_SRAM
77fe9887
HG
87/*
88 * The A80's A1 sram starts at 0x00010000 rather then at 0x00000000 and is
89 * slightly bigger. Note that it is possible to map the first 32 KiB of the
90 * A1 at 0x00000000 like with older SoCs by writing 0x16aa0001 to the
91 * undocumented 0x008000e0 SYS_CTRL register. Where the 16aa is a key and
92 * the 1 actually activates the mapping of the first 32 KiB to 0x00000000.
93 */
94#define CONFIG_SYS_INIT_RAM_ADDR 0x10000
eb504fa1 95#define CONFIG_SYS_INIT_RAM_SIZE 0x08000 /* FIXME: 40 KiB ? */
77fe9887 96#else
cba69eee
IC
97#define CONFIG_SYS_INIT_RAM_ADDR 0x0
98#define CONFIG_SYS_INIT_RAM_SIZE 0x8000 /* 32 KiB */
77fe9887 99#endif
cba69eee
IC
100
101#define CONFIG_SYS_INIT_SP_OFFSET \
102 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
103#define CONFIG_SYS_INIT_SP_ADDR \
104 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
105
106#define CONFIG_NR_DRAM_BANKS 1
107#define PHYS_SDRAM_0 CONFIG_SYS_SDRAM_BASE
108#define PHYS_SDRAM_0_SIZE 0x80000000 /* 2 GiB */
109
a6e50a88 110#ifdef CONFIG_AHCI
a6e50a88
IC
111#define CONFIG_SCSI_AHCI_PLAT
112#define CONFIG_SUNXI_AHCI
0751b138 113#define CONFIG_SYS_64BIT_LBA
a6e50a88
IC
114#define CONFIG_SYS_SCSI_MAX_SCSI_ID 1
115#define CONFIG_SYS_SCSI_MAX_LUN 1
116#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
117 CONFIG_SYS_SCSI_MAX_LUN)
a6e50a88
IC
118#endif
119
cba69eee
IC
120#define CONFIG_SETUP_MEMORY_TAGS
121#define CONFIG_CMDLINE_TAG
122#define CONFIG_INITRD_TAG
9f852211 123#define CONFIG_SERIAL_TAG
cba69eee 124
e5268616 125#ifdef CONFIG_NAND_SUNXI
a0dfa88b 126#define CONFIG_SYS_NAND_MAX_ECCPOS 1664
4ccae81c
BB
127#define CONFIG_SYS_NAND_ONFI_DETECTION
128#define CONFIG_SYS_MAX_NAND_DEVICE 8
d482a8df
HG
129
130#define CONFIG_MTD_DEVICE
131#define CONFIG_MTD_PARTITIONS
960caeba
PZ
132#endif
133
19e99fb4 134#ifdef CONFIG_SPL_SPI_SUNXI
19e99fb4
SS
135#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x8000
136#endif
137
e24ea55c 138/* mmc config */
44c79879 139#ifdef CONFIG_MMC
e24ea55c 140#define CONFIG_MMC_SUNXI_SLOT 0
fb1c43cc
MR
141#endif
142
143#if defined(CONFIG_ENV_IS_IN_MMC)
99219664
MR
144
145#ifdef CONFIG_ARM64
146/*
147 * This is actually (CONFIG_ENV_OFFSET -
148 * (CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR * 512)), but the value will be used
149 * directly in a makefile, without the preprocessor expansion.
150 */
151#define CONFIG_BOARD_SIZE_LIMIT 0x7e000
152#endif
153
de86fc38
MR
154#if CONFIG_MMC_SUNXI_SLOT_EXTRA != -1
155/* If we have two devices (most likely eMMC + MMC), favour the eMMC */
156#define CONFIG_SYS_MMC_ENV_DEV 1
157#else
158/* Otherwise, use the only device we have */
159#define CONFIG_SYS_MMC_ENV_DEV 0
160#endif
ae042beb 161#define CONFIG_SYS_MMC_MAX_DEVICE 4
d6a7e0cb
MR
162#elif defined(CONFIG_ENV_IS_NOWHERE)
163#define CONFIG_ENV_SIZE (128 << 10)
ff2b47f6 164#endif
e24ea55c 165
c199489f 166#ifndef CONFIG_MACH_SUN8I_V3S
5c965ed9
HG
167/* 64MB of malloc() pool */
168#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (64 << 20))
c199489f
IZ
169#else
170/* 2MB of malloc() pool */
171#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (2 << 20))
172#endif
cba69eee
IC
173
174/*
175 * Miscellaneous configurable options
176 */
06beadb0
IC
177#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
178#define CONFIG_SYS_PBSIZE 1024 /* Print Buffer Size */
cba69eee 179
cba69eee 180/* standalone support */
e049fe28 181#define CONFIG_STANDALONE_LOAD_ADDR CONFIG_SYS_LOAD_ADDR
cba69eee 182
cba69eee
IC
183/* FLASH and environment organization */
184
fa5e1020 185#define CONFIG_SYS_MONITOR_LEN (768 << 10) /* 768 KiB */
cba69eee 186
eb77f5c9 187#ifndef CONFIG_ARM64 /* AArch64 FEL support is not ready yet */
942cb0b6 188#define CONFIG_SPL_BOARD_LOAD_IMAGE
eb77f5c9 189#endif
942cb0b6 190
bc613d85 191#ifdef CONFIG_SUNXI_HIGH_SRAM
7f0ef5a9
SS
192#define CONFIG_SPL_TEXT_BASE 0x10060 /* sram start+header */
193#define CONFIG_SPL_MAX_SIZE 0x7fa0 /* 32 KiB */
54522c92
AP
194#ifdef CONFIG_ARM64
195/* end of SRAM A2 for now, as SRAM A1 is pretty tight for an ARM64 build */
196#define LOW_LEVEL_SRAM_STACK 0x00054000
197#else
bc613d85 198#define LOW_LEVEL_SRAM_STACK 0x00018000
54522c92 199#endif /* !CONFIG_ARM64 */
d96ebc46 200#else
7f0ef5a9
SS
201#define CONFIG_SPL_TEXT_BASE 0x60 /* sram start+header */
202#define CONFIG_SPL_MAX_SIZE 0x5fa0 /* 24KB on sun4i/sun7i */
bc613d85 203#define LOW_LEVEL_SRAM_STACK 0x00008000 /* End of sram */
d96ebc46 204#endif
50827a59 205
bc613d85
AP
206#define CONFIG_SPL_STACK LOW_LEVEL_SRAM_STACK
207
50827a59
IC
208#define CONFIG_SPL_PAD_TO 32768 /* decimal for 'dd' */
209
cba69eee 210
6620377e 211/* I2C */
0d8382ae
JW
212#if defined CONFIG_AXP152_POWER || defined CONFIG_AXP209_POWER || \
213 defined CONFIG_SY8106A_POWER
ad40610b
HG
214#endif
215
6c739c5d
PK
216#if defined CONFIG_I2C0_ENABLE || defined CONFIG_I2C1_ENABLE || \
217 defined CONFIG_I2C2_ENABLE || defined CONFIG_I2C3_ENABLE || \
9d082687 218 defined CONFIG_I2C4_ENABLE || defined CONFIG_R_I2C_ENABLE
6620377e 219#define CONFIG_SYS_I2C_MVTWSI
a8f01ccf
JS
220#ifndef CONFIG_DM_I2C
221#define CONFIG_SYS_I2C
6620377e
HG
222#define CONFIG_SYS_I2C_SPEED 400000
223#define CONFIG_SYS_I2C_SLAVE 0x7f
8b2db32a 224#endif
a8f01ccf 225#endif
55410089
HG
226
227#if defined CONFIG_VIDEO_LCD_PANEL_I2C && !(defined CONFIG_SPL_BUILD)
228#define CONFIG_SYS_I2C_SOFT
229#define CONFIG_SYS_I2C_SOFT_SPEED 50000
230#define CONFIG_SYS_I2C_SOFT_SLAVE 0x00
55410089
HG
231/* We use pin names in Kconfig and sunxi_name_to_gpio() */
232#define CONFIG_SOFT_I2C_GPIO_SDA soft_i2c_gpio_sda
233#define CONFIG_SOFT_I2C_GPIO_SCL soft_i2c_gpio_scl
234#ifndef __ASSEMBLY__
235extern int soft_i2c_gpio_sda;
236extern int soft_i2c_gpio_scl;
237#endif
1fc42018
HG
238#define CONFIG_VIDEO_LCD_I2C_BUS 0 /* The lcd panel soft i2c is bus 0 */
239#define CONFIG_SYS_SPD_BUS_NUM 1 /* And the axp209 i2c bus is bus 1 */
240#else
241#define CONFIG_SYS_SPD_BUS_NUM 0 /* The axp209 i2c bus is bus 0 */
242#define CONFIG_VIDEO_LCD_I2C_BUS -1 /* NA, but necessary to compile */
55410089
HG
243#endif
244
14bc66bd 245/* PMU */
95ab8fee 246#if defined CONFIG_AXP152_POWER || defined CONFIG_AXP209_POWER || \
0d8382ae
JW
247 defined CONFIG_AXP221_POWER || defined CONFIG_AXP818_POWER || \
248 defined CONFIG_SY8106A_POWER
14bc66bd
HN
249#endif
250
a5da3c83 251#ifdef CONFIG_REQUIRE_SERIAL_CONSOLE
f3133962
HG
252#if CONFIG_CONS_INDEX == 1
253#ifdef CONFIG_MACH_SUN9I
254#define OF_STDOUT_PATH "/soc/serial@07000000:115200"
255#else
256#define OF_STDOUT_PATH "/soc@01c00000/serial@01c28000:115200"
257#endif
258#elif CONFIG_CONS_INDEX == 2 && defined(CONFIG_MACH_SUN5I)
259#define OF_STDOUT_PATH "/soc@01c00000/serial@01c28400:115200"
5cd83b11
LI
260#elif CONFIG_CONS_INDEX == 3 && defined(CONFIG_MACH_SUN8I)
261#define OF_STDOUT_PATH "/soc@01c00000/serial@01c28800:115200"
f3133962
HG
262#elif CONFIG_CONS_INDEX == 5 && defined(CONFIG_MACH_SUN8I)
263#define OF_STDOUT_PATH "/soc@01c00000/serial@01f02800:115200"
264#else
265#error Unsupported console port nr. Please fix stdout-path in sunxi-common.h.
266#endif
a5da3c83 267#endif /* ifdef CONFIG_REQUIRE_SERIAL_CONSOLE */
f3133962 268
abce2c62
IC
269/* GPIO */
270#define CONFIG_SUNXI_GPIO
abce2c62 271
401a3ca0 272#ifdef CONFIG_VIDEO_SUNXI
7f2c521f 273/*
5633a296
HG
274 * The amount of RAM to keep free at the top of RAM when relocating u-boot,
275 * to use as framebuffer. This must be a multiple of 4096.
7f2c521f 276 */
5c965ed9 277#define CONFIG_SUNXI_MAX_FB_SIZE (16 << 20)
7f2c521f 278
7f2c521f 279#define CONFIG_VIDEO_LOGO
be8ec633 280#define CONFIG_VIDEO_STD_TIMINGS
75481607 281#define CONFIG_I2C_EDID
58332f89 282#define VIDEO_LINE_LEN (pGD->plnSizeX)
7f2c521f
LV
283
284/* allow both serial and cfb console. */
7f2c521f 285/* stop x86 thinking in cfbconsole from trying to init a pc keyboard */
7f2c521f 286
401a3ca0 287#endif /* CONFIG_VIDEO_SUNXI */
7f2c521f 288
c26fb9db 289/* Ethernet support */
e286fada 290#ifdef CONFIG_SUN4I_EMAC
8145dea4 291#define CONFIG_PHY_ADDR 1
c26fb9db
HG
292#define CONFIG_MII /* MII PHY management */
293#endif
294
6ff005cf 295#ifdef CONFIG_SUN7I_GMAC
5835823d
IC
296#define CONFIG_PHY_ADDR 1
297#define CONFIG_MII /* MII PHY management */
1eae8f66 298#define CONFIG_PHY_REALTEK
5835823d
IC
299#endif
300
2582ca0d 301#ifdef CONFIG_USB_EHCI_HCD
6a72e804
HG
302#define CONFIG_USB_OHCI_NEW
303#define CONFIG_USB_OHCI_SUNXI
304#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 1
1a800f7a
HG
305#endif
306
b21144eb 307#ifdef CONFIG_USB_FUNCTION_MASS_STORAGE
b21144eb
PK
308#endif
309
86b49093 310#ifdef CONFIG_USB_KEYBOARD
86b49093 311#define CONFIG_PREBOOT
86b49093
HG
312#endif
313
b41d7d05
JL
314#define CONFIG_MISC_INIT_R
315
cba69eee 316#ifndef CONFIG_SPL_BUILD
2ec3a612 317
671f9ad8
AP
318#ifdef CONFIG_ARM64
319/*
320 * Boards seem to come with at least 512MB of DRAM.
321 * The kernel should go at 512K, which is the default text offset (that will
322 * be adjusted at runtime if needed).
323 * There is no compression for arm64 kernels (yet), so leave some space
324 * for really big kernels, say 256MB for now.
325 * Scripts, PXE and DTBs should go afterwards, leaving the rest for the initrd.
326 * Align the initrd to a 2MB page.
327 */
c199489f 328#define BOOTM_SIZE __stringify(0xa000000)
671f9ad8
AP
329#define KERNEL_ADDR_R __stringify(SDRAM_OFFSET(0080000))
330#define FDT_ADDR_R __stringify(SDRAM_OFFSET(FA00000))
331#define SCRIPT_ADDR_R __stringify(SDRAM_OFFSET(FC00000))
332#define PXEFILE_ADDR_R __stringify(SDRAM_OFFSET(FD00000))
333#define RAMDISK_ADDR_R __stringify(SDRAM_OFFSET(FE00000))
334
335#else
8c95c556 336/*
5c965ed9 337 * 160M RAM (256M minimum minus 64MB heap + 32MB for u-boot, stack, fb, etc.
8c95c556
HG
338 * 32M uncompressed kernel, 16M compressed kernel, 1M fdt,
339 * 1M script, 1M pxe and the ramdisk at the end.
340 */
c199489f
IZ
341#ifndef CONFIG_MACH_SUN8I_V3S
342#define BOOTM_SIZE __stringify(0xa000000)
2a909c5f
SS
343#define KERNEL_ADDR_R __stringify(SDRAM_OFFSET(2000000))
344#define FDT_ADDR_R __stringify(SDRAM_OFFSET(3000000))
345#define SCRIPT_ADDR_R __stringify(SDRAM_OFFSET(3100000))
346#define PXEFILE_ADDR_R __stringify(SDRAM_OFFSET(3200000))
347#define RAMDISK_ADDR_R __stringify(SDRAM_OFFSET(3300000))
c199489f
IZ
348#else
349/*
350 * 64M RAM minus 2MB heap + 16MB for u-boot, stack, fb, etc.
351 * 16M uncompressed kernel, 8M compressed kernel, 1M fdt,
352 * 1M script, 1M pxe and the ramdisk at the end.
353 */
354#define BOOTM_SIZE __stringify(0x2e00000)
355#define KERNEL_ADDR_R __stringify(SDRAM_OFFSET(1000000))
356#define FDT_ADDR_R __stringify(SDRAM_OFFSET(1800000))
357#define SCRIPT_ADDR_R __stringify(SDRAM_OFFSET(1900000))
358#define PXEFILE_ADDR_R __stringify(SDRAM_OFFSET(1A00000))
359#define RAMDISK_ADDR_R __stringify(SDRAM_OFFSET(1B00000))
360#endif
671f9ad8 361#endif
2a909c5f 362
846e3254 363#define MEM_LAYOUT_ENV_SETTINGS \
c199489f 364 "bootm_size=" BOOTM_SIZE "\0" \
2a909c5f
SS
365 "kernel_addr_r=" KERNEL_ADDR_R "\0" \
366 "fdt_addr_r=" FDT_ADDR_R "\0" \
367 "scriptaddr=" SCRIPT_ADDR_R "\0" \
368 "pxefile_addr_r=" PXEFILE_ADDR_R "\0" \
369 "ramdisk_addr_r=" RAMDISK_ADDR_R "\0"
370
371#define DFU_ALT_INFO_RAM \
372 "dfu_alt_info_ram=" \
373 "kernel ram " KERNEL_ADDR_R " 0x1000000;" \
374 "fdt ram " FDT_ADDR_R " 0x100000;" \
375 "ramdisk ram " RAMDISK_ADDR_R " 0x4000000\0"
846e3254 376
41f8e9f5 377#ifdef CONFIG_MMC
5a37a400 378#if CONFIG_MMC_SUNXI_SLOT_EXTRA != -1
de86fc38
MR
379#define BOOTENV_DEV_MMC_AUTO(devtypeu, devtypel, instance) \
380 BOOTENV_DEV_MMC(MMC, mmc, 0) \
381 BOOTENV_DEV_MMC(MMC, mmc, 1) \
382 "bootcmd_mmc_auto=" \
383 "if test ${mmc_bootdev} -eq 1; then " \
384 "run bootcmd_mmc1; " \
385 "run bootcmd_mmc0; " \
386 "elif test ${mmc_bootdev} -eq 0; then " \
387 "run bootcmd_mmc0; " \
388 "run bootcmd_mmc1; " \
389 "fi\0"
390
391#define BOOTENV_DEV_NAME_MMC_AUTO(devtypeu, devtypel, instance) \
392 "mmc_auto "
393
394#define BOOT_TARGET_DEVICES_MMC(func) func(MMC_AUTO, mmc_auto, na)
5a37a400 395#else
de86fc38 396#define BOOT_TARGET_DEVICES_MMC(func) func(MMC, mmc, 0)
5a37a400 397#endif
41f8e9f5
CYT
398#else
399#define BOOT_TARGET_DEVICES_MMC(func)
400#endif
401
2ec3a612
HG
402#ifdef CONFIG_AHCI
403#define BOOT_TARGET_DEVICES_SCSI(func) func(SCSI, scsi, 0)
404#else
405#define BOOT_TARGET_DEVICES_SCSI(func)
406#endif
407
2582ca0d 408#ifdef CONFIG_USB_STORAGE
859b3f14
CYT
409#define BOOT_TARGET_DEVICES_USB(func) func(USB, usb, 0)
410#else
411#define BOOT_TARGET_DEVICES_USB(func)
412#endif
413
f3b589c0
BN
414/* FEL boot support, auto-execute boot.scr if a script address was provided */
415#define BOOTENV_DEV_FEL(devtypeu, devtypel, instance) \
416 "bootcmd_fel=" \
417 "if test -n ${fel_booted} && test -n ${fel_scriptaddr}; then " \
418 "echo '(FEL boot)'; " \
419 "source ${fel_scriptaddr}; " \
420 "fi\0"
421#define BOOTENV_DEV_NAME_FEL(devtypeu, devtypel, instance) \
422 "fel "
423
2ec3a612 424#define BOOT_TARGET_DEVICES(func) \
f3b589c0 425 func(FEL, fel, na) \
41f8e9f5 426 BOOT_TARGET_DEVICES_MMC(func) \
2ec3a612 427 BOOT_TARGET_DEVICES_SCSI(func) \
859b3f14 428 BOOT_TARGET_DEVICES_USB(func) \
2ec3a612
HG
429 func(PXE, pxe, na) \
430 func(DHCP, dhcp, na)
431
3b824025
HG
432#ifdef CONFIG_OLD_SUNXI_KERNEL_COMPAT
433#define BOOTCMD_SUNXI_COMPAT \
434 "bootcmd_sunxi_compat=" \
435 "setenv root /dev/mmcblk0p3 rootwait; " \
436 "if ext2load mmc 0 0x44000000 uEnv.txt; then " \
437 "echo Loaded environment from uEnv.txt; " \
438 "env import -t 0x44000000 ${filesize}; " \
439 "fi; " \
440 "setenv bootargs console=${console} root=${root} ${extraargs}; " \
441 "ext2load mmc 0 0x43000000 script.bin && " \
442 "ext2load mmc 0 0x48000000 uImage && " \
443 "bootm 0x48000000\0"
444#else
445#define BOOTCMD_SUNXI_COMPAT
446#endif
447
2ec3a612
HG
448#include <config_distro_bootcmd.h>
449
86b49093
HG
450#ifdef CONFIG_USB_KEYBOARD
451#define CONSOLE_STDIN_SETTINGS \
452 "preboot=usb start\0" \
453 "stdin=serial,usbkbd\0"
454#else
7f2c521f
LV
455#define CONSOLE_STDIN_SETTINGS \
456 "stdin=serial\0"
86b49093 457#endif
7f2c521f
LV
458
459#ifdef CONFIG_VIDEO
460#define CONSOLE_STDOUT_SETTINGS \
461 "stdout=serial,vga\0" \
462 "stderr=serial,vga\0"
56009451
JS
463#elif CONFIG_DM_VIDEO
464#define CONFIG_SYS_WHITE_ON_BLACK
465#define CONSOLE_STDOUT_SETTINGS \
466 "stdout=serial,vidconsole\0" \
467 "stderr=serial,vidconsole\0"
7f2c521f
LV
468#else
469#define CONSOLE_STDOUT_SETTINGS \
470 "stdout=serial\0" \
471 "stderr=serial\0"
472#endif
473
c8564b24
MR
474#ifdef CONFIG_MTDIDS_DEFAULT
475#define SUNXI_MTDIDS_DEFAULT \
476 "mtdids=" CONFIG_MTDIDS_DEFAULT "\0"
477#else
478#define SUNXI_MTDIDS_DEFAULT
479#endif
480
481#ifdef CONFIG_MTDPARTS_DEFAULT
482#define SUNXI_MTDPARTS_DEFAULT \
483 "mtdparts=" CONFIG_MTDPARTS_DEFAULT "\0"
484#else
485#define SUNXI_MTDPARTS_DEFAULT
486#endif
487
c53654fc
MR
488#define PARTS_DEFAULT \
489 "name=loader1,start=8k,size=32k,uuid=${uuid_gpt_loader1};" \
490 "name=loader2,size=984k,uuid=${uuid_gpt_loader2};" \
491 "name=esp,size=128M,bootable,uuid=${uuid_gpt_esp};" \
492 "name=system,size=-,uuid=${uuid_gpt_system};"
493
494#define UUID_GPT_ESP "c12a7328-f81f-11d2-ba4b-00a0c93ec93b"
495
496#ifdef CONFIG_ARM64
497#define UUID_GPT_SYSTEM "b921b045-1df0-41c3-af44-4c6f280d3fae"
498#else
499#define UUID_GPT_SYSTEM "69dad710-2ce4-4e3c-b16c-21a1d49abed3"
500#endif
501
7f2c521f
LV
502#define CONSOLE_ENV_SETTINGS \
503 CONSOLE_STDIN_SETTINGS \
504 CONSOLE_STDOUT_SETTINGS
505
2eff3b71
AF
506#ifdef CONFIG_ARM64
507#define FDTFILE "allwinner/" CONFIG_DEFAULT_DEVICE_TREE ".dtb"
508#else
509#define FDTFILE CONFIG_DEFAULT_DEVICE_TREE ".dtb"
510#endif
511
2ec3a612 512#define CONFIG_EXTRA_ENV_SETTINGS \
7f2c521f 513 CONSOLE_ENV_SETTINGS \
846e3254 514 MEM_LAYOUT_ENV_SETTINGS \
2a909c5f 515 DFU_ALT_INFO_RAM \
2eff3b71 516 "fdtfile=" FDTFILE "\0" \
846e3254 517 "console=ttyS0,115200\0" \
c8564b24
MR
518 SUNXI_MTDIDS_DEFAULT \
519 SUNXI_MTDPARTS_DEFAULT \
c53654fc
MR
520 "uuid_gpt_esp=" UUID_GPT_ESP "\0" \
521 "uuid_gpt_system=" UUID_GPT_SYSTEM "\0" \
522 "partitions=" PARTS_DEFAULT "\0" \
3b824025 523 BOOTCMD_SUNXI_COMPAT \
2ec3a612
HG
524 BOOTENV
525
526#else /* ifndef CONFIG_SPL_BUILD */
527#define CONFIG_EXTRA_ENV_SETTINGS
cba69eee
IC
528#endif
529
530#endif /* _SUNXI_COMMON_CONFIG_H */