]>
Commit | Line | Data |
---|---|---|
2221cd12 HZ |
1 | /* |
2 | * Common configuration header file for all Keystone II EVM platforms | |
3 | * | |
4 | * (C) Copyright 2012-2014 | |
5 | * Texas Instruments Incorporated, <www.ti.com> | |
6 | * | |
7 | * SPDX-License-Identifier: GPL-2.0+ | |
8 | */ | |
9 | ||
10 | #ifndef __CONFIG_KS2_EVM_H | |
11 | #define __CONFIG_KS2_EVM_H | |
12 | ||
13 | #define CONFIG_SOC_KEYSTONE | |
14 | ||
15 | /* U-Boot Build Configuration */ | |
16 | #define CONFIG_SKIP_LOWLEVEL_INIT /* U-Boot is a 2nd stage loader */ | |
2221cd12 HZ |
17 | |
18 | /* SoC Configuration */ | |
2221cd12 HZ |
19 | #define CONFIG_ARCH_CPU_INIT |
20 | #define CONFIG_SYS_ARCH_TIMER | |
2221cd12 HZ |
21 | #define CONFIG_SPL_TARGET "u-boot-spi.gph" |
22 | #define CONFIG_SYS_DCACHE_OFF | |
23 | ||
24 | /* Memory Configuration */ | |
25 | #define CONFIG_NR_DRAM_BANKS 2 | |
2221cd12 HZ |
26 | #define CONFIG_SYS_LPAE_SDRAM_BASE 0x800000000 |
27 | #define CONFIG_MAX_RAM_BANK_SIZE (2 << 30) /* 2GB */ | |
401f2d91 | 28 | #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SPL_TEXT_BASE - \ |
2221cd12 HZ |
29 | GENERATED_GBL_DATA_SIZE) |
30 | ||
aaf461f9 LV |
31 | #ifdef CONFIG_SYS_MALLOC_F_LEN |
32 | #define SPL_MALLOC_F_SIZE CONFIG_SYS_MALLOC_F_LEN | |
33 | #else | |
34 | #define SPL_MALLOC_F_SIZE 0 | |
35 | #endif | |
36 | ||
2221cd12 HZ |
37 | /* SPL SPI Loader Configuration */ |
38 | #define CONFIG_SPL_PAD_TO 65536 | |
39 | #define CONFIG_SPL_MAX_SIZE (CONFIG_SPL_PAD_TO - 8) | |
40 | #define CONFIG_SPL_BSS_START_ADDR (CONFIG_SPL_TEXT_BASE + \ | |
41 | CONFIG_SPL_MAX_SIZE) | |
42 | #define CONFIG_SPL_BSS_MAX_SIZE (32 * 1024) | |
43 | #define CONFIG_SYS_SPL_MALLOC_START (CONFIG_SPL_BSS_START_ADDR + \ | |
44 | CONFIG_SPL_BSS_MAX_SIZE) | |
45 | #define CONFIG_SYS_SPL_MALLOC_SIZE (32 * 1024) | |
8ccdba8b | 46 | #define KEYSTONE_SPL_STACK_SIZE (8 * 1024) |
2221cd12 HZ |
47 | #define CONFIG_SPL_STACK (CONFIG_SYS_SPL_MALLOC_START + \ |
48 | CONFIG_SYS_SPL_MALLOC_SIZE + \ | |
aaf461f9 | 49 | SPL_MALLOC_F_SIZE + \ |
8ccdba8b | 50 | KEYSTONE_SPL_STACK_SIZE - 4) |
2221cd12 | 51 | #define CONFIG_SPL_SPI_LOAD |
2221cd12 | 52 | #define CONFIG_SYS_SPI_U_BOOT_OFFS CONFIG_SPL_PAD_TO |
2221cd12 | 53 | |
a4562d06 FCJ |
54 | /* SRAM scratch space entries */ |
55 | #define SRAM_SCRATCH_SPACE_ADDR CONFIG_SPL_STACK + 0x8 | |
56 | ||
57 | #define TI_SRAM_SCRATCH_BOARD_EEPROM_START (SRAM_SCRATCH_SPACE_ADDR) | |
58 | #define TI_SRAM_SCRATCH_BOARD_EEPROM_END (SRAM_SCRATCH_SPACE_ADDR + 0x200) | |
59 | #define KEYSTONE_SRAM_SCRATCH_SPACE_END (TI_SRAM_SCRATCH_BOARD_EEPROM_END) | |
60 | ||
2221cd12 | 61 | /* UART Configuration */ |
2221cd12 | 62 | #define CONFIG_SYS_NS16550_MEM32 |
391839fb LV |
63 | #if defined(CONFIG_SPL_BUILD) || !defined(CONFIG_DM_SERIAL) |
64 | #define CONFIG_SYS_NS16550_SERIAL | |
2221cd12 | 65 | #define CONFIG_SYS_NS16550_REG_SIZE -4 |
391839fb | 66 | #endif |
2221cd12 HZ |
67 | #define CONFIG_SYS_NS16550_COM1 KS2_UART0_BASE |
68 | #define CONFIG_SYS_NS16550_COM2 KS2_UART1_BASE | |
2221cd12 | 69 | #define CONFIG_CONS_INDEX 1 |
2221cd12 | 70 | |
e6d71e1c | 71 | #ifndef CONFIG_SOC_K2G |
43ebbfc3 | 72 | #define CONFIG_SYS_NS16550_CLK ks_clk_get_rate(KS2_CLK1_6) |
e6d71e1c | 73 | #else |
43ebbfc3 | 74 | #define CONFIG_SYS_NS16550_CLK ks_clk_get_rate(uart_pll_clk) / 2 |
e6d71e1c VA |
75 | #endif |
76 | ||
2221cd12 | 77 | /* SPI Configuration */ |
43ebbfc3 | 78 | #define CONFIG_SYS_SPI_CLK ks_clk_get_rate(KS2_CLK1_6) |
2221cd12 HZ |
79 | #define CONFIG_SF_DEFAULT_SPEED 30000000 |
80 | #define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED | |
81 | #define CONFIG_SYS_SPI0 | |
82 | #define CONFIG_SYS_SPI_BASE KS2_SPI0_BASE | |
83 | #define CONFIG_SYS_SPI0_NUM_CS 4 | |
84 | #define CONFIG_SYS_SPI1 | |
85 | #define CONFIG_SYS_SPI1_BASE KS2_SPI1_BASE | |
86 | #define CONFIG_SYS_SPI1_NUM_CS 4 | |
87 | #define CONFIG_SYS_SPI2 | |
88 | #define CONFIG_SYS_SPI2_BASE KS2_SPI2_BASE | |
89 | #define CONFIG_SYS_SPI2_NUM_CS 4 | |
39832244 V |
90 | #ifdef CONFIG_SPL_BUILD |
91 | #undef CONFIG_DM_SPI | |
92 | #undef CONFIG_DM_SPI_FLASH | |
93 | #endif | |
2221cd12 HZ |
94 | |
95 | /* Network Configuration */ | |
3fe93623 | 96 | #define CONFIG_PHY_MARVELL |
2221cd12 HZ |
97 | #define CONFIG_MII |
98 | #define CONFIG_BOOTP_DEFAULT | |
2221cd12 HZ |
99 | #define CONFIG_BOOTP_DNS2 |
100 | #define CONFIG_BOOTP_SEND_HOSTNAME | |
101 | #define CONFIG_NET_RETRY_COUNT 32 | |
2221cd12 HZ |
102 | #define CONFIG_SYS_SGMII_REFCLK_MHZ 312 |
103 | #define CONFIG_SYS_SGMII_LINERATE_MHZ 1250 | |
104 | #define CONFIG_SYS_SGMII_RATESCALE 2 | |
105 | ||
ef454717 | 106 | /* Keyston Navigator Configuration */ |
796bcee6 | 107 | #define CONFIG_TI_KSNAV |
ef454717 KI |
108 | #define CONFIG_KSNAV_QM_BASE_ADDRESS KS2_QM_BASE_ADDRESS |
109 | #define CONFIG_KSNAV_QM_CONF_BASE KS2_QM_CONF_BASE | |
110 | #define CONFIG_KSNAV_QM_DESC_SETUP_BASE KS2_QM_DESC_SETUP_BASE | |
111 | #define CONFIG_KSNAV_QM_STATUS_RAM_BASE KS2_QM_STATUS_RAM_BASE | |
112 | #define CONFIG_KSNAV_QM_INTD_CONF_BASE KS2_QM_INTD_CONF_BASE | |
113 | #define CONFIG_KSNAV_QM_PDSP1_CMD_BASE KS2_QM_PDSP1_CMD_BASE | |
114 | #define CONFIG_KSNAV_QM_PDSP1_CTRL_BASE KS2_QM_PDSP1_CTRL_BASE | |
115 | #define CONFIG_KSNAV_QM_PDSP1_IRAM_BASE KS2_QM_PDSP1_IRAM_BASE | |
116 | #define CONFIG_KSNAV_QM_MANAGER_QUEUES_BASE KS2_QM_MANAGER_QUEUES_BASE | |
117 | #define CONFIG_KSNAV_QM_MANAGER_Q_PROXY_BASE KS2_QM_MANAGER_Q_PROXY_BASE | |
118 | #define CONFIG_KSNAV_QM_QUEUE_STATUS_BASE KS2_QM_QUEUE_STATUS_BASE | |
119 | #define CONFIG_KSNAV_QM_LINK_RAM_BASE KS2_QM_LINK_RAM_BASE | |
120 | #define CONFIG_KSNAV_QM_REGION_NUM KS2_QM_REGION_NUM | |
121 | #define CONFIG_KSNAV_QM_QPOOL_NUM KS2_QM_QPOOL_NUM | |
122 | ||
123 | /* NETCP pktdma */ | |
796bcee6 | 124 | #define CONFIG_KSNAV_PKTDMA_NETCP |
ef454717 KI |
125 | #define CONFIG_KSNAV_NETCP_PDMA_CTRL_BASE KS2_NETCP_PDMA_CTRL_BASE |
126 | #define CONFIG_KSNAV_NETCP_PDMA_TX_BASE KS2_NETCP_PDMA_TX_BASE | |
127 | #define CONFIG_KSNAV_NETCP_PDMA_TX_CH_NUM KS2_NETCP_PDMA_TX_CH_NUM | |
128 | #define CONFIG_KSNAV_NETCP_PDMA_RX_BASE KS2_NETCP_PDMA_RX_BASE | |
129 | #define CONFIG_KSNAV_NETCP_PDMA_RX_CH_NUM KS2_NETCP_PDMA_RX_CH_NUM | |
130 | #define CONFIG_KSNAV_NETCP_PDMA_SCHED_BASE KS2_NETCP_PDMA_SCHED_BASE | |
131 | #define CONFIG_KSNAV_NETCP_PDMA_RX_FLOW_BASE KS2_NETCP_PDMA_RX_FLOW_BASE | |
132 | #define CONFIG_KSNAV_NETCP_PDMA_RX_FLOW_NUM KS2_NETCP_PDMA_RX_FLOW_NUM | |
133 | #define CONFIG_KSNAV_NETCP_PDMA_RX_FREE_QUEUE KS2_NETCP_PDMA_RX_FREE_QUEUE | |
134 | #define CONFIG_KSNAV_NETCP_PDMA_RX_RCV_QUEUE KS2_NETCP_PDMA_RX_RCV_QUEUE | |
135 | #define CONFIG_KSNAV_NETCP_PDMA_TX_SND_QUEUE KS2_NETCP_PDMA_TX_SND_QUEUE | |
136 | ||
0935cac6 | 137 | /* Keystone net */ |
796bcee6 | 138 | #define CONFIG_DRIVER_TI_KEYSTONE_NET |
92a16c81 HZ |
139 | #define CONFIG_KSNET_MAC_ID_BASE KS2_MAC_ID_BASE_ADDR |
140 | #define CONFIG_KSNET_NETCP_BASE KS2_NETCP_BASE | |
141 | #define CONFIG_KSNET_SERDES_SGMII_BASE KS2_SGMII_SERDES_BASE | |
3c61502a | 142 | #define CONFIG_KSNET_SERDES_SGMII2_BASE KS2_SGMII_SERDES2_BASE |
92a16c81 | 143 | #define CONFIG_KSNET_SERDES_LANES_PER_SGMII KS2_LANES_PER_SGMII_SERDES |
0935cac6 | 144 | |
87ac27bd KI |
145 | /* SerDes */ |
146 | #define CONFIG_TI_KEYSTONE_SERDES | |
147 | ||
2221cd12 HZ |
148 | #define CONFIG_AEMIF_CNTRL_BASE KS2_AEMIF_CNTRL_BASE |
149 | ||
150 | /* I2C Configuration */ | |
2221cd12 HZ |
151 | #define CONFIG_SYS_I2C_DAVINCI |
152 | #define CONFIG_SYS_DAVINCI_I2C_SPEED 100000 | |
153 | #define CONFIG_SYS_DAVINCI_I2C_SLAVE 0x10 /* SMBus host address */ | |
154 | #define CONFIG_SYS_DAVINCI_I2C_SPEED1 100000 | |
155 | #define CONFIG_SYS_DAVINCI_I2C_SLAVE1 0x10 /* SMBus host address */ | |
156 | #define CONFIG_SYS_DAVINCI_I2C_SPEED2 100000 | |
157 | #define CONFIG_SYS_DAVINCI_I2C_SLAVE2 0x10 /* SMBus host address */ | |
2221cd12 HZ |
158 | |
159 | /* EEPROM definitions */ | |
2221cd12 HZ |
160 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2 |
161 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 | |
162 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 6 | |
163 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 20 | |
164 | #define CONFIG_ENV_EEPROM_IS_ON_I2C | |
165 | ||
166 | /* NAND Configuration */ | |
167 | #define CONFIG_NAND_DAVINCI | |
168 | #define CONFIG_KEYSTONE_RBL_NAND | |
169 | #define CONFIG_KEYSTONE_NAND_MAX_RBL_SIZE CONFIG_ENV_OFFSET | |
170 | #define CONFIG_SYS_NAND_MASK_CLE 0x4000 | |
171 | #define CONFIG_SYS_NAND_MASK_ALE 0x2000 | |
172 | #define CONFIG_SYS_NAND_CS 2 | |
173 | #define CONFIG_SYS_NAND_USE_FLASH_BBT | |
174 | #define CONFIG_SYS_NAND_4BIT_HW_ECC_OOBFIRST | |
175 | ||
176 | #define CONFIG_SYS_NAND_LARGEPAGE | |
177 | #define CONFIG_SYS_NAND_BASE_LIST { 0x30000000, } | |
178 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 | |
179 | #define CONFIG_SYS_NAND_MAX_CHIPS 1 | |
180 | #define CONFIG_SYS_NAND_NO_SUBPAGE_WRITE | |
2221cd12 | 181 | #define CONFIG_MTD_PARTITIONS |
2221cd12 | 182 | |
bc0e8d7c | 183 | /* USB Configuration */ |
bc0e8d7c | 184 | #define CONFIG_USB_XHCI_KEYSTONE |
bc0e8d7c WK |
185 | #define CONFIG_USB_SS_BASE KS2_USB_SS_BASE |
186 | #define CONFIG_USB_HOST_XHCI_BASE KS2_USB_HOST_XHCI_BASE | |
187 | #define CONFIG_DEV_USB_PHY_BASE KS2_DEV_USB_PHY_BASE | |
188 | #define CONFIG_USB_PHY_CFG_BASE KS2_USB_PHY_CFG_BASE | |
189 | ||
2221cd12 | 190 | /* U-Boot general configuration */ |
8347210a | 191 | #define CONFIG_MISC_INIT_R |
2221cd12 | 192 | #define CONFIG_MX_CYCLIC |
2221cd12 HZ |
193 | #define CONFIG_TIMESTAMP |
194 | ||
195 | /* EDMA3 */ | |
196 | #define CONFIG_TI_EDMA3 | |
197 | ||
3f18ff07 V |
198 | #define KERNEL_MTD_PARTS \ |
199 | "mtdparts=" \ | |
200 | SPI_MTD_PARTS | |
201 | ||
abca9477 MK |
202 | #define DEFAULT_FW_INITRAMFS_BOOT_ENV \ |
203 | "name_fw_rd=k2-fw-initrd.cpio.gz\0" \ | |
204 | "set_rd_spec=setenv rd_spec ${rdaddr}:${filesize}\0" \ | |
205 | "init_fw_rd_net=dhcp ${rdaddr} ${tftp_root}/${name_fw_rd}; " \ | |
206 | "run set_rd_spec\0" \ | |
979a1f8b AD |
207 | "init_fw_rd_nfs=nfs ${rdaddr} ${nfs_root}/boot/${name_fw_rd}; " \ |
208 | "run set_rd_spec\0" \ | |
abca9477 MK |
209 | "init_fw_rd_ramfs=setenv rd_spec -\0" \ |
210 | "init_fw_rd_ubi=ubifsload ${rdaddr} ${bootdir}/${name_fw_rd}; " \ | |
211 | "run set_rd_spec\0" \ | |
212 | ||
6f6e9439 NM |
213 | #define DEFAULT_PMMC_BOOT_ENV \ |
214 | "set_name_pmmc=setenv name_pmmc ti-sci-firmware-${soc_variant}.bin\0" \ | |
215 | "dev_pmmc=0\0" \ | |
216 | "get_pmmc_net=dhcp ${loadaddr} ${tftp_root}/${name_pmmc}\0" \ | |
979a1f8b | 217 | "get_pmmc_nfs=nfs ${loadaddr} ${nfs_root}/boot/${name_pmmc}\0" \ |
6f6e9439 NM |
218 | "get_pmmc_ramfs=run get_pmmc_net\0" \ |
219 | "get_pmmc_mmc=load mmc ${bootpart} ${loadaddr} " \ | |
220 | "${bootdir}/${name_pmmc}\0" \ | |
221 | "get_pmmc_ubi=ubifsload ${loadaddr} ${bootdir}/${name_pmmc}\0" \ | |
222 | "run_pmmc=rproc init; rproc list; " \ | |
223 | "rproc load ${dev_pmmc} ${loadaddr} 0x${filesize}; " \ | |
224 | "rproc start ${dev_pmmc}\0" \ | |
225 | ||
2221cd12 | 226 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
fd72d318 | 227 | DEFAULT_LINUX_BOOT_ENV \ |
349c26dd | 228 | CONFIG_EXTRA_ENV_KS2_BOARD_SETTINGS \ |
48dc1657 | 229 | "bootdir=/boot\0" \ |
2221cd12 HZ |
230 | "tftp_root=/\0" \ |
231 | "nfs_root=/export\0" \ | |
232 | "mem_lpae=1\0" \ | |
2221cd12 HZ |
233 | "addr_ubi=0x82000000\0" \ |
234 | "addr_secdb_key=0xc000000\0" \ | |
bad773f4 | 235 | "name_kern=zImage\0" \ |
ceee15ce | 236 | "addr_mon=0x87000000\0" \ |
08d06310 MS |
237 | "addr_non_sec_mon=0x0c087fc0\0" \ |
238 | "addr_load_sec_bm=0x0c08c000\0" \ | |
2221cd12 | 239 | "run_mon=mon_install ${addr_mon}\0" \ |
08d06310 MS |
240 | "run_mon_hs=mon_install ${addr_non_sec_mon} " \ |
241 | "${addr_load_sec_bm}\0" \ | |
abca9477 | 242 | "run_kern=bootz ${loadaddr} ${rd_spec} ${fdtaddr}\0" \ |
2221cd12 | 243 | "init_net=run args_all args_net\0" \ |
c29a3ce4 | 244 | "init_nfs=setenv autoload no; dhcp; run args_all args_net\0" \ |
2221cd12 | 245 | "init_ubi=run args_all args_ubi; " \ |
8462cb57 | 246 | "ubi part ubifs; ubifsmount ubi:rootfs;\0" \ |
fd72d318 | 247 | "get_fdt_net=dhcp ${fdtaddr} ${tftp_root}/${name_fdt}\0" \ |
c29a3ce4 | 248 | "get_fdt_nfs=nfs ${fdtaddr} ${nfs_root}/boot/${name_fdt}\0" \ |
48dc1657 | 249 | "get_fdt_ubi=ubifsload ${fdtaddr} ${bootdir}/${name_fdt}\0" \ |
fd72d318 | 250 | "get_kern_net=dhcp ${loadaddr} ${tftp_root}/${name_kern}\0" \ |
c29a3ce4 | 251 | "get_kern_nfs=nfs ${loadaddr} ${nfs_root}/boot/${name_kern}\0" \ |
48dc1657 | 252 | "get_kern_ubi=ubifsload ${loadaddr} ${bootdir}/${name_kern}\0" \ |
2221cd12 | 253 | "get_mon_net=dhcp ${addr_mon} ${tftp_root}/${name_mon}\0" \ |
c29a3ce4 | 254 | "get_mon_nfs=nfs ${addr_mon} ${nfs_root}/boot/${name_mon}\0" \ |
881261c8 AD |
255 | "get_mon_ubi=ubifsload ${addr_mon} ${bootdir}/${name_mon}\0" \ |
256 | "get_fit_net=dhcp ${fit_loadaddr} ${tftp_root}" \ | |
257 | "/${fit_bootfile}\0" \ | |
258 | "get_fit_nfs=nfs ${fit_loadaddr} ${nfs_root}/boot/${fit_bootfile}\0"\ | |
259 | "get_fit_ubi=ubifsload ${fit_loadaddr} ${bootdir}/${fit_bootfile}\0"\ | |
260 | "get_fit_mmc=load mmc ${bootpart} ${fit_loadaddr} " \ | |
261 | "${bootdir}/${fit_bootfile}\0" \ | |
8889e984 | 262 | "get_uboot_net=dhcp ${loadaddr} ${tftp_root}/${name_uboot}\0" \ |
c29a3ce4 | 263 | "get_uboot_nfs=nfs ${loadaddr} ${nfs_root}/boot/${name_uboot}\0" \ |
e8b9fdce | 264 | "burn_uboot_spi=sf probe; sf erase 0 0x100000; " \ |
8889e984 | 265 | "sf write ${loadaddr} 0 ${filesize}\0" \ |
2221cd12 | 266 | "burn_uboot_nand=nand erase 0 0x100000; " \ |
8889e984 | 267 | "nand write ${loadaddr} 0 ${filesize}\0" \ |
3f18ff07 V |
268 | "args_all=setenv bootargs console=ttyS0,115200n8 rootwait=1 " \ |
269 | KERNEL_MTD_PARTS \ | |
2221cd12 HZ |
270 | "args_net=setenv bootargs ${bootargs} rootfstype=nfs " \ |
271 | "root=/dev/nfs rw nfsroot=${serverip}:${nfs_root}," \ | |
272 | "${nfs_options} ip=dhcp\0" \ | |
273 | "nfs_options=v3,tcp,rsize=4096,wsize=4096\0" \ | |
fd72d318 NM |
274 | "get_fdt_ramfs=dhcp ${fdtaddr} ${tftp_root}/${name_fdt}\0" \ |
275 | "get_kern_ramfs=dhcp ${loadaddr} ${tftp_root}/${name_kern}\0" \ | |
2221cd12 | 276 | "get_mon_ramfs=dhcp ${addr_mon} ${tftp_root}/${name_mon}\0" \ |
881261c8 AD |
277 | "get_fit_ramfs=dhcp ${fit_loadaddr} ${tftp_root}" \ |
278 | "/${fit_bootfile}\0" \ | |
fd72d318 | 279 | "get_fs_ramfs=dhcp ${rdaddr} ${tftp_root}/${name_fs}\0" \ |
2221cd12 | 280 | "get_ubi_net=dhcp ${addr_ubi} ${tftp_root}/${name_ubi}\0" \ |
c29a3ce4 | 281 | "get_ubi_nfs=nfs ${addr_ubi} ${nfs_root}/boot/${name_ubi}\0" \ |
2221cd12 HZ |
282 | "burn_ubi=nand erase.part ubifs; " \ |
283 | "nand write ${addr_ubi} ubifs ${filesize}\0" \ | |
284 | "init_ramfs=run args_all args_ramfs get_fs_ramfs\0" \ | |
285 | "args_ramfs=setenv bootargs ${bootargs} " \ | |
286 | "rdinit=/sbin/init rw root=/dev/ram0 " \ | |
f06b454b | 287 | "initrd=0x808080000,80M\0" \ |
2221cd12 HZ |
288 | "no_post=1\0" \ |
289 | "mtdparts=mtdparts=davinci_nand.0:" \ | |
290 | "1024k(bootloader)ro,512k(params)ro,-(ubifs)\0" | |
291 | ||
6f6e9439 | 292 | #ifndef CONFIG_BOOTCOMMAND |
08d06310 | 293 | #ifndef CONFIG_TI_SECURE_DEVICE |
2221cd12 | 294 | #define CONFIG_BOOTCOMMAND \ |
3f5651a7 AD |
295 | "run init_${boot}; " \ |
296 | "run get_mon_${boot} run_mon; " \ | |
297 | "run get_kern_${boot}; " \ | |
298 | "run init_fw_rd_${boot}; " \ | |
299 | "run get_fdt_${boot}; " \ | |
300 | "run run_kern" | |
08d06310 MS |
301 | #else |
302 | #define CONFIG_BOOTCOMMAND \ | |
3f5651a7 AD |
303 | "run run_mon_hs; " \ |
304 | "run init_${boot}; " \ | |
305 | "run get_fit_${boot}; " \ | |
306 | "bootm ${fit_loadaddr}#${name_fdt}" | |
08d06310 | 307 | #endif |
6f6e9439 | 308 | #endif |
2221cd12 | 309 | |
e07cff11 NM |
310 | /* Now for the remaining common defines */ |
311 | #include <configs/ti_armv7_common.h> | |
312 | ||
2221cd12 HZ |
313 | /* we may include files below only after all above definitions */ |
314 | #include <asm/arch/hardware.h> | |
315 | #include <asm/arch/clock.h> | |
e6d71e1c | 316 | #ifndef CONFIG_SOC_K2G |
43ebbfc3 | 317 | #define CONFIG_SYS_HZ_CLOCK ks_clk_get_rate(KS2_CLK1_6) |
e6d71e1c | 318 | #else |
ee3c6532 | 319 | #define CONFIG_SYS_HZ_CLOCK get_external_clk(sys_clk) |
e6d71e1c | 320 | #endif |
2221cd12 | 321 | |
2221cd12 | 322 | #endif /* __CONFIG_KS2_EVM_H */ |