]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/vct.h
config: remove platform CONFIG_SYS_HZ definition part 2/2
[people/ms/u-boot.git] / include / configs / vct.h
CommitLineData
ae691e57
SR
1/*
2 * (C) Copyright 2008 Stefan Roese <sr@denx.de>, DENX Software Engineering
3 *
1a459660 4 * SPDX-License-Identifier: GPL-2.0+
ae691e57
SR
5 */
6
7/*
8 * This file contains the configuration parameters for the VCT board
9 * family:
10 *
11 * vct_premium
12 * vct_premium_small
13 * vct_premium_onenand
14 * vct_premium_onenand_small
15 * vct_platinum
16 * vct_platinum_small
17 * vct_platinum_onenand
18 * vct_platinum_onenand_small
19 * vct_platinumavc
20 * vct_platinumavc_small
21 * vct_platinumavc_onenand
22 * vct_platinumavc_onenand_small
23 */
24
25#ifndef __CONFIG_H
26#define __CONFIG_H
27
28#define CONFIG_MIPS32 /* MIPS 4Kc CPU core */
29#define CPU_CLOCK_RATE 324000000 /* Clock for the MIPS core */
30#define CONFIG_SYS_MIPS_TIMER_FREQ (CPU_CLOCK_RATE / 2)
ae691e57
SR
31
32#define CONFIG_SKIP_LOWLEVEL_INIT /* SDRAM is initialized by the bootstrap code */
33
14d0a02a 34#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
ae691e57 35#define CONFIG_SYS_MONITOR_LEN (256 << 10)
ae691e57
SR
36#define CONFIG_SYS_MALLOC_LEN (1 << 20)
37#define CONFIG_SYS_BOOTPARAMS_LEN (128 << 10)
38#define CONFIG_SYS_INIT_SP_OFFSET 0x400000
39
40#if !defined(CONFIG_VCT_NAND) && !defined(CONFIG_VCT_ONENAND)
41#define CONFIG_VCT_NOR
42#else
43#define CONFIG_SYS_NO_FLASH
44#endif
45
46/*
47 * UART
48 */
294f10ca
DZ
49#ifdef CONFIG_VCT_PLATINUMAVC
50#define UART_1_BASE 0xBDC30000
51#else
52#define UART_1_BASE 0xBF89C000
53#endif
54
55#define CONFIG_SYS_NS16550_SERIAL
56#define CONFIG_SYS_NS16550
57#define CONFIG_SYS_NS16550_REG_SIZE -4
58#define CONFIG_SYS_NS16550_COM1 UART_1_BASE
59#define CONFIG_CONS_INDEX 1
60#define CONFIG_SYS_NS16550_CLK 921600
ae691e57 61#define CONFIG_BAUDRATE 115200
ae691e57
SR
62
63/*
64 * SDRAM
65 */
66#define CONFIG_SYS_SDRAM_BASE 0x80000000
67#define CONFIG_SYS_MBYTES_SDRAM 128
68#define CONFIG_SYS_MEMTEST_START 0x80200000
69#define CONFIG_SYS_MEMTEST_END 0x80400000
70#define CONFIG_SYS_LOAD_ADDR 0x80400000 /* default load address */
71
72#if defined(CONFIG_VCT_PREMIUM) || defined(CONFIG_VCT_PLATINUM)
73/*
74 * SMSC91C11x Network Card
75 */
736fead8
BW
76#define CONFIG_SMC911X
77#define CONFIG_SMC911X_BASE 0x00000000
78#define CONFIG_SMC911X_32_BIT
ae691e57
SR
79#define CONFIG_NET_RETRY_COUNT 20
80#endif
81
82/*
83 * Commands
84 */
85#include <config_cmd_default.h>
86
87#define CONFIG_CMD_DHCP
88#define CONFIG_CMD_ELF
89#define CONFIG_CMD_EEPROM
90#define CONFIG_CMD_I2C
91
92/*
93 * Only Premium/Platinum have ethernet support right now
94 */
383015b2
DS
95#if (defined(CONFIG_VCT_PREMIUM) || defined(CONFIG_VCT_PLATINUM)) && \
96 !defined(CONFIG_VCT_SMALL_IMAGE)
ae691e57
SR
97#define CONFIG_CMD_PING
98#define CONFIG_CMD_SNTP
99#else
100#undef CONFIG_CMD_NET
383015b2 101#undef CONFIG_CMD_NFS
ae691e57
SR
102#endif
103
104/*
105 * Only Premium/Platinum have USB-EHCI support right now
106 */
383015b2
DS
107#if (defined(CONFIG_VCT_PREMIUM) || defined(CONFIG_VCT_PLATINUM)) && \
108 !defined(CONFIG_VCT_SMALL_IMAGE)
ae691e57
SR
109#define CONFIG_CMD_USB
110#define CONFIG_CMD_FAT
111#endif
112
113#if defined(CONFIG_CMD_USB)
114#define CONFIG_USB_STORAGE
115#define CONFIG_DOS_PARTITION
116#define CONFIG_ISO_PARTITION
117
118#define CONFIG_SUPPORT_VFAT
119
120/*
121 * USB/EHCI
122 */
123#define CONFIG_USB_EHCI /* Enable EHCI USB support */
124#define CONFIG_USB_EHCI_VCT /* on VCT platform */
ae691e57
SR
125#define CONFIG_EHCI_MMIO_BIG_ENDIAN
126#define CONFIG_EHCI_DESC_BIG_ENDIAN
127#define CONFIG_EHCI_IS_TDI
128#define CONFIG_EHCI_HCD_INIT_AFTER_RESET /* re-init HCD after CMD_RESET */
129#endif /* CONFIG_CMD_USB */
130
131#if !defined(CONFIG_VCT_NOR)
132#undef CONFIG_CMD_FLASH
133#undef CONFIG_CMD_IMLS
134#endif
135
136#if defined(CONFIG_VCT_NAND)
137#define CONFIG_CMD_NAND
138#endif
139
140#if defined(CONFIG_VCT_ONENAND)
141#define CONFIG_CMD_ONENAND
142#endif
143
144/*
145 * BOOTP options
146 */
147#define CONFIG_BOOTP_BOOTFILESIZE
148#define CONFIG_BOOTP_BOOTPATH
149#define CONFIG_BOOTP_GATEWAY
150#define CONFIG_BOOTP_HOSTNAME
151#define CONFIG_BOOTP_SUBNETMASK
152
153/*
154 * Miscellaneous configurable options
155 */
156#define CONFIG_SYS_LONGHELP /* undef to save memory */
157#define CONFIG_SYS_PROMPT "VCT# " /* Monitor Command Prompt */
158#define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
159#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
160 sizeof(CONFIG_SYS_PROMPT) + 16)
161#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
162#define CONFIG_TIMESTAMP /* Print image info with timestamp */
163#define CONFIG_CMDLINE_EDITING /* add command line history */
164#define CONFIG_SYS_CONSOLE_INFO_QUIET /* don't print console @ startup*/
165
166/*
167 * FLASH and environment organization
168 */
169#if defined(CONFIG_VCT_NOR)
170#define CONFIG_ENV_IS_IN_FLASH
171#define CONFIG_FLASH_NOT_MEM_MAPPED
172
173/*
174 * We need special accessor functions for the CFI FLASH driver. This
175 * can be enabled via the CONFIG_CFI_FLASH_USE_WEAK_ACCESSORS option.
176 */
177#define CONFIG_CFI_FLASH_USE_WEAK_ACCESSORS
178
179/*
180 * For the non-memory-mapped NOR FLASH, we need to define the
181 * NOR FLASH area. This can't be detected via the addr2info()
182 * function, since we check for flash access in the very early
183 * U-Boot code, before the NOR FLASH is detected.
184 */
185#define CONFIG_FLASH_BASE 0xb0000000
186#define CONFIG_FLASH_END 0xbfffffff
187
188/*
189 * CFI driver settings
190 */
191#define CONFIG_SYS_FLASH_CFI /* The flash is CFI compatible */
192#define CONFIG_FLASH_CFI_DRIVER /* Use common CFI driver */
193#define CONFIG_SYS_FLASH_CFI_AMD_RESET 1 /* Use AMD (Spansion) reset cmd */
194#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT /* no byte writes on IXP4xx */
195
196#define CONFIG_SYS_FLASH_BASE 0xb0000000
197#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
198#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
199#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max number of sectors on one chip */
200
201#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
202#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
203
204#ifdef CONFIG_ENV_IS_IN_FLASH
205#define CONFIG_ENV_SECT_SIZE 0x10000 /* size of one complete sector */
206#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_MONITOR_LEN)
207#define CONFIG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */
208
209/* Address and size of Redundant Environment Sector */
210#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE)
211#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
212#endif /* CONFIG_ENV_IS_IN_FLASH */
213#endif /* CONFIG_VCT_NOR */
214
215#if defined(CONFIG_VCT_ONENAND)
216#define CONFIG_USE_ONENAND_BOARD_INIT
217#define CONFIG_ENV_IS_IN_ONENAND
218#define CONFIG_SYS_ONENAND_BASE 0x00000000 /* this is not real address */
219#define CONFIG_SYS_FLASH_BASE 0x00000000
220#define CONFIG_ENV_ADDR (128 << 10) /* after compr. U-Boot image */
221#define CONFIG_ENV_SIZE (128 << 10) /* erase size */
222#endif /* CONFIG_VCT_ONENAND */
223
224/*
225 * Cache Configuration
226 */
227#define CONFIG_SYS_DCACHE_SIZE 16384
228#define CONFIG_SYS_ICACHE_SIZE 16384
229#define CONFIG_SYS_CACHELINE_SIZE 32
230
231/*
232 * I2C/EEPROM
233 */
ea818dbb
HS
234#define CONFIG_SYS_I2C
235#define CONFIG_SYS_I2C_SOFT /* I2C bit-banged */
236#define CONFIG_SYS_I2C_SOFT_SPEED 83000 /* 83 kHz is supposed to work */
237#define CONFIG_SYS_I2C_SOFT_SLAVE 0x7f
ae691e57
SR
238
239/*
240 * Software (bit-bang) I2C driver configuration
241 */
242#define CONFIG_SYS_GPIO_I2C_SCL 11
243#define CONFIG_SYS_GPIO_I2C_SDA 10
244
245#ifndef __ASSEMBLY__
246int vct_gpio_dir(int pin, int dir);
247void vct_gpio_set(int pin, int val);
248int vct_gpio_get(int pin);
249#endif
250
251#define I2C_INIT vct_gpio_dir(CONFIG_SYS_GPIO_I2C_SCL, 1)
252#define I2C_ACTIVE vct_gpio_dir(CONFIG_SYS_GPIO_I2C_SDA, 1)
253#define I2C_TRISTATE vct_gpio_dir(CONFIG_SYS_GPIO_I2C_SDA, 0)
254#define I2C_READ vct_gpio_get(CONFIG_SYS_GPIO_I2C_SDA)
255#define I2C_SDA(bit) vct_gpio_set(CONFIG_SYS_GPIO_I2C_SDA, bit)
256#define I2C_SCL(bit) vct_gpio_set(CONFIG_SYS_GPIO_I2C_SCL, bit)
257#define I2C_DELAY udelay(5) /* 1/4 I2C clock duration */
258
259#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50
260/* CAT24WC32 */
261#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2 /* Bytes of address */
262#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 5 /* The Catalyst CAT24WC32 has */
263 /* 32 byte page write mode using*/
264 /* last 5 bits of the address */
265#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */
266
267#define CONFIG_BOOTCOMMAND "run test3"
268#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
269
ae691e57
SR
270/*
271 * UBI configuration
272 */
273#if defined(CONFIG_VCT_ONENAND)
274#define CONFIG_SYS_USE_UBI
275#define CONFIG_CMD_JFFS2
276#define CONFIG_CMD_UBI
277#define CONFIG_RBTREE
942556a9 278#define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
ae691e57 279#define CONFIG_MTD_PARTITIONS
68d7d651 280#define CONFIG_CMD_MTDPARTS
ae691e57
SR
281
282#define MTDIDS_DEFAULT "onenand0=onenand"
283#define MTDPARTS_DEFAULT "mtdparts=onenand:128k(u-boot)," \
284 "128k(env)," \
285 "20m(kernel)," \
286 "-(rootfs)"
287#endif
288
289/*
290 * We need a small, stripped down image to fit into the first 128k OneNAND
291 * erase block (gzipped). This image only needs basic commands for FLASH
292 * (NOR/OneNAND) usage and Linux kernel booting.
293 */
294#if defined(CONFIG_VCT_SMALL_IMAGE)
74de7aef
WD
295#undef CONFIG_CMD_ASKENV
296#undef CONFIG_CMD_BDI
297#undef CONFIG_CMD_BEDBUG
298#undef CONFIG_CMD_CACHE
299#undef CONFIG_CMD_CONSOLE
300#undef CONFIG_CMD_CRC32
301#undef CONFIG_CMD_DHCP
302#undef CONFIG_CMD_EEPROM
ae691e57 303#undef CONFIG_CMD_EEPROM
ae691e57 304#undef CONFIG_CMD_ELF
74de7aef
WD
305#undef CONFIG_CMD_FAT
306#undef CONFIG_CMD_I2C
307#undef CONFIG_CMD_I2C
ae691e57
SR
308#undef CONFIG_CMD_IRQ
309#undef CONFIG_CMD_ITEST
74de7aef
WD
310#undef CONFIG_CMD_LOADB
311#undef CONFIG_CMD_LOADS
312#undef CONFIG_CMD_LOADY
ae691e57
SR
313#undef CONFIG_CMD_MII
314#undef CONFIG_CMD_MISC
74de7aef
WD
315#undef CONFIG_CMD_NET
316#undef CONFIG_CMD_PING
ae691e57 317#undef CONFIG_CMD_REGINFO
74de7aef
WD
318#undef CONFIG_CMD_SNTP
319#undef CONFIG_CMD_SOURCE
ae691e57
SR
320#undef CONFIG_CMD_STRINGS
321#undef CONFIG_CMD_TERMINAL
ae691e57 322#undef CONFIG_CMD_USB
ae691e57 323
736fead8 324#undef CONFIG_SMC911X
ea818dbb 325#undef CONFIG_SYS_I2C_SOFT
74de7aef 326#undef CONFIG_SOURCE
ae691e57
SR
327#undef CONFIG_SYS_LONGHELP
328#undef CONFIG_TIMESTAMP
329#endif /* CONFIG_VCT_SMALL_IMAGE */
330
331#endif /* __CONFIG_H */