2 * Freescale i.MX28 Battery measurement init
4 * Copyright (C) 2011 Marek Vasut <marek.vasut@gmail.com>
5 * on behalf of DENX Software Engineering GmbH
7 * SPDX-License-Identifier: GPL-2.0+
13 #include <asm/arch/imx-regs.h>
17 void mxs_lradc_init(void)
19 struct mxs_lradc_regs
*regs
= (struct mxs_lradc_regs
*)MXS_LRADC_BASE
;
21 writel(LRADC_CTRL0_SFTRST
, ®s
->hw_lradc_ctrl0_clr
);
22 writel(LRADC_CTRL0_CLKGATE
, ®s
->hw_lradc_ctrl0_clr
);
23 writel(LRADC_CTRL0_ONCHIP_GROUNDREF
, ®s
->hw_lradc_ctrl0_clr
);
25 clrsetbits_le32(®s
->hw_lradc_ctrl3
,
26 LRADC_CTRL3_CYCLE_TIME_MASK
,
27 LRADC_CTRL3_CYCLE_TIME_6MHZ
);
29 clrsetbits_le32(®s
->hw_lradc_ctrl4
,
30 LRADC_CTRL4_LRADC7SELECT_MASK
|
31 LRADC_CTRL4_LRADC6SELECT_MASK
,
32 LRADC_CTRL4_LRADC7SELECT_CHANNEL7
|
33 LRADC_CTRL4_LRADC6SELECT_CHANNEL10
);
36 void mxs_lradc_enable_batt_measurement(void)
38 struct mxs_lradc_regs
*regs
= (struct mxs_lradc_regs
*)MXS_LRADC_BASE
;
40 /* Check if the channel is present at all. */
41 if (!(readl(®s
->hw_lradc_status
) & LRADC_STATUS_CHANNEL7_PRESENT
))
44 writel(LRADC_CTRL1_LRADC7_IRQ_EN
, ®s
->hw_lradc_ctrl1_clr
);
45 writel(LRADC_CTRL1_LRADC7_IRQ
, ®s
->hw_lradc_ctrl1_clr
);
47 clrsetbits_le32(®s
->hw_lradc_conversion
,
48 LRADC_CONVERSION_SCALE_FACTOR_MASK
,
49 LRADC_CONVERSION_SCALE_FACTOR_LI_ION
);
50 writel(LRADC_CONVERSION_AUTOMATIC
, ®s
->hw_lradc_conversion_set
);
52 /* Configure the channel. */
53 writel((1 << 7) << LRADC_CTRL2_DIVIDE_BY_TWO_OFFSET
,
54 ®s
->hw_lradc_ctrl2_clr
);
55 writel(0xffffffff, ®s
->hw_lradc_ch7_clr
);
56 clrbits_le32(®s
->hw_lradc_ch7
, LRADC_CH_NUM_SAMPLES_MASK
);
57 writel(LRADC_CH_ACCUMULATE
, ®s
->hw_lradc_ch7_clr
);
59 /* Schedule the channel. */
60 writel(1 << 7, ®s
->hw_lradc_ctrl0_set
);
62 /* Start the channel sampling. */
63 writel(((1 << 7) << LRADC_DELAY_TRIGGER_LRADCS_OFFSET
) |
64 ((1 << 3) << LRADC_DELAY_TRIGGER_DELAYS_OFFSET
) |
65 100, ®s
->hw_lradc_delay3
);
67 writel(0xffffffff, ®s
->hw_lradc_ch7_clr
);
69 writel(LRADC_DELAY_KICK
, ®s
->hw_lradc_delay3_set
);