]> git.ipfire.org Git - people/ms/u-boot.git/blob - arch/arm/cpu/armv7/omap-common/boot-common.c
8e5d5c979ccd614e40501f1cccc3f8526578b108
[people/ms/u-boot.git] / arch / arm / cpu / armv7 / omap-common / boot-common.c
1 /*
2 * boot-common.c
3 *
4 * Common bootmode functions for omap based boards
5 *
6 * Copyright (C) 2011, Texas Instruments, Incorporated - http://www.ti.com/
7 *
8 * SPDX-License-Identifier: GPL-2.0+
9 */
10
11 #include <common.h>
12 #include <ahci.h>
13 #include <spl.h>
14 #include <asm/omap_common.h>
15 #include <asm/arch/omap.h>
16 #include <asm/arch/mmc_host_def.h>
17 #include <asm/arch/sys_proto.h>
18 #include <watchdog.h>
19 #include <scsi.h>
20 #include <i2c.h>
21
22 DECLARE_GLOBAL_DATA_PTR;
23
24 __weak u32 omap_sys_boot_device(void)
25 {
26 return BOOT_DEVICE_NONE;
27 }
28
29 void save_omap_boot_params(void)
30 {
31 u32 boot_params = *((u32 *)OMAP_SRAM_SCRATCH_BOOT_PARAMS);
32 struct omap_boot_parameters *omap_boot_params;
33 int sys_boot_device = 0;
34 u32 boot_device;
35 u32 boot_mode;
36
37 if ((boot_params < NON_SECURE_SRAM_START) ||
38 (boot_params > NON_SECURE_SRAM_END))
39 return;
40
41 omap_boot_params = (struct omap_boot_parameters *)boot_params;
42
43 boot_device = omap_boot_params->boot_device;
44 boot_mode = MMCSD_MODE_UNDEFINED;
45
46 /* Boot device */
47
48 #ifdef BOOT_DEVICE_NAND_I2C
49 /*
50 * Re-map NAND&I2C boot-device to the "normal" NAND boot-device.
51 * Otherwise the SPL boot IF can't handle this device correctly.
52 * Somehow booting with Hynix 4GBit NAND H27U4G8 on Siemens
53 * Draco leads to this boot-device passed to SPL from the BootROM.
54 */
55 if (boot_device == BOOT_DEVICE_NAND_I2C)
56 boot_device = BOOT_DEVICE_NAND;
57 #endif
58 #ifdef BOOT_DEVICE_QSPI_4
59 /*
60 * We get different values for QSPI_1 and QSPI_4 being used, but
61 * don't actually care about this difference. Rather than
62 * mangle the later code, if we're coming in as QSPI_4 just
63 * change to the QSPI_1 value.
64 */
65 if (boot_device == BOOT_DEVICE_QSPI_4)
66 boot_device = BOOT_DEVICE_SPI;
67 #endif
68 /*
69 * When booting from peripheral booting, the boot device is not usable
70 * as-is (unless there is support for it), so the boot device is instead
71 * figured out using the SYS_BOOT pins.
72 */
73 switch (boot_device) {
74 #if defined(BOOT_DEVICE_UART) && !defined(CONFIG_SPL_YMODEM_SUPPORT)
75 case BOOT_DEVICE_UART:
76 sys_boot_device = 1;
77 break;
78 #endif
79 #if defined(BOOT_DEVICE_USB) && !defined(CONFIG_SPL_USB_SUPPORT)
80 case BOOT_DEVICE_USB:
81 sys_boot_device = 1;
82 break;
83 #endif
84 #if defined(BOOT_DEVICE_USBETH) && !defined(CONFIG_SPL_USBETH_SUPPORT)
85 case BOOT_DEVICE_USBETH:
86 sys_boot_device = 1;
87 break;
88 #endif
89 #if defined(BOOT_DEVICE_CPGMAC) && !defined(CONFIG_SPL_ETH_SUPPORT)
90 case BOOT_DEVICE_CPGMAC:
91 sys_boot_device = 1;
92 break;
93 #endif
94 }
95
96 if (sys_boot_device) {
97 boot_device = omap_sys_boot_device();
98
99 /* MMC raw mode will fallback to FS mode. */
100 if ((boot_device >= MMC_BOOT_DEVICES_START) &&
101 (boot_device <= MMC_BOOT_DEVICES_END))
102 boot_mode = MMCSD_MODE_RAW;
103 }
104
105 gd->arch.omap_boot_device = boot_device;
106
107 /* Boot mode */
108
109 #ifdef CONFIG_OMAP34XX
110 if ((boot_device >= MMC_BOOT_DEVICES_START) &&
111 (boot_device <= MMC_BOOT_DEVICES_END)) {
112 switch (boot_device) {
113 case BOOT_DEVICE_MMC1:
114 boot_mode = MMCSD_MODE_FS;
115 break;
116 case BOOT_DEVICE_MMC2:
117 boot_mode = MMCSD_MODE_RAW;
118 break;
119 }
120 }
121 #else
122 /*
123 * If the boot device was dynamically changed and doesn't match what
124 * the bootrom initially booted, we cannot use the boot device
125 * descriptor to figure out the boot mode.
126 */
127 if ((boot_device == omap_boot_params->boot_device) &&
128 (boot_device >= MMC_BOOT_DEVICES_START) &&
129 (boot_device <= MMC_BOOT_DEVICES_END)) {
130 boot_params = omap_boot_params->boot_device_descriptor;
131 if ((boot_params < NON_SECURE_SRAM_START) ||
132 (boot_params > NON_SECURE_SRAM_END))
133 return;
134
135 boot_params = *((u32 *)(boot_params + DEVICE_DATA_OFFSET));
136 if ((boot_params < NON_SECURE_SRAM_START) ||
137 (boot_params > NON_SECURE_SRAM_END))
138 return;
139
140 boot_mode = *((u32 *)(boot_params + BOOT_MODE_OFFSET));
141
142 if (boot_mode != MMCSD_MODE_FS &&
143 boot_mode != MMCSD_MODE_RAW)
144 #ifdef CONFIG_SUPPORT_EMMC_BOOT
145 boot_mode = MMCSD_MODE_EMMCBOOT;
146 #else
147 boot_mode = MMCSD_MODE_UNDEFINED;
148 #endif
149 }
150 #endif
151
152 gd->arch.omap_boot_mode = boot_mode;
153
154 #if !defined(CONFIG_TI814X) && !defined(CONFIG_TI816X) && \
155 !defined(CONFIG_AM33XX) && !defined(CONFIG_AM43XX)
156
157 /* CH flags */
158
159 gd->arch.omap_ch_flags = omap_boot_params->ch_flags;
160 #endif
161 }
162
163 #ifdef CONFIG_SPL_BUILD
164 u32 spl_boot_device(void)
165 {
166 return gd->arch.omap_boot_device;
167 }
168
169 u32 spl_boot_mode(void)
170 {
171 return gd->arch.omap_boot_mode;
172 }
173
174 void spl_board_init(void)
175 {
176 /*
177 * Save the boot parameters passed from romcode.
178 * We cannot delay the saving further than this,
179 * to prevent overwrites.
180 */
181 save_omap_boot_params();
182
183 /* Prepare console output */
184 preloader_console_init();
185
186 #if defined(CONFIG_SPL_NAND_SUPPORT) || defined(CONFIG_SPL_ONENAND_SUPPORT)
187 gpmc_init();
188 #endif
189 #ifdef CONFIG_SPL_I2C_SUPPORT
190 i2c_init(CONFIG_SYS_OMAP24_I2C_SPEED, CONFIG_SYS_OMAP24_I2C_SLAVE);
191 #endif
192 #if defined(CONFIG_AM33XX) && defined(CONFIG_SPL_MUSB_NEW_SUPPORT)
193 arch_misc_init();
194 #endif
195 #if defined(CONFIG_HW_WATCHDOG)
196 hw_watchdog_init();
197 #endif
198 #ifdef CONFIG_AM33XX
199 am33xx_spl_board_init();
200 #endif
201 }
202
203 int board_mmc_init(bd_t *bis)
204 {
205 switch (spl_boot_device()) {
206 case BOOT_DEVICE_MMC1:
207 omap_mmc_init(0, 0, 0, -1, -1);
208 break;
209 case BOOT_DEVICE_MMC2:
210 case BOOT_DEVICE_MMC2_2:
211 omap_mmc_init(1, 0, 0, -1, -1);
212 break;
213 }
214 return 0;
215 }
216
217 void __noreturn jump_to_image_no_args(struct spl_image_info *spl_image)
218 {
219 typedef void __noreturn (*image_entry_noargs_t)(u32 *);
220 image_entry_noargs_t image_entry =
221 (image_entry_noargs_t) spl_image->entry_point;
222
223 u32 boot_params = *((u32 *)OMAP_SRAM_SCRATCH_BOOT_PARAMS);
224
225 debug("image entry point: 0x%X\n", spl_image->entry_point);
226 /* Pass the saved boot_params from rom code */
227 image_entry((u32 *)boot_params);
228 }
229 #endif
230
231 #ifdef CONFIG_SCSI_AHCI_PLAT
232 void arch_preboot_os(void)
233 {
234 ahci_reset((void __iomem *)DWC_AHSATA_BASE);
235 }
236 #endif
237
238 #if defined(CONFIG_USB_FUNCTION_FASTBOOT) && !defined(CONFIG_ENV_IS_NOWHERE)
239 int fb_set_reboot_flag(void)
240 {
241 printf("Setting reboot to fastboot flag ...\n");
242 setenv("dofastboot", "1");
243 saveenv();
244 return 0;
245 }
246 #endif