]>
git.ipfire.org Git - people/ms/u-boot.git/blob - arch/arm/include/asm/arch-mx51/mx51_pins.h
2 * (C) Copyright 2008-2009 Freescale Semiconductor, Inc.
4 * See file CREDITS for list of people who contributed to this
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License as
9 * published by the Free Software Foundation; either version 2 of
10 * the License, or (at your option) any later version.
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 #ifndef __ASM_ARCH_MXC_MX51_PINS_H__
24 #define __ASM_ARCH_MXC_MX51_PINS_H__
29 * In order to identify pins more effectively, each mux-controlled pin's
30 * enumerated value is constructed in the following way:
32 * -------------------------------------------------------------------
33 * 31-29 | 28 - 24 | 23 - 21 | 20 - 10| 9 - 0
34 * -------------------------------------------------------------------
35 * IO_P | IO_I | GPIO_I | PAD_I | MUX_I
36 * -------------------------------------------------------------------
38 * Bit 0 to 9 contains MUX_I used to identify the register
39 * offset (0-based. base is IOMUX_module_base) defined in the Section
40 * "sw_pad_ctl & sw_mux_ctl details" of the IC Spec. The
41 * similar field definitions are used for the pad control register.
42 * The IOMUX controller can be split in two parts. At the begeinning,
43 * there is the register definitions for the multiplexing each pin.
44 * Then there is a set of registers (PAD_I) to configure each pin
45 * (pullup, pulldown, etc).
46 * PAD_I defines the offset of the pad register for each pin.
47 * GPIO_I defines, if available, the number of gpio that can be
48 * connected to that pad
49 * IO_I defines the multiplexer mode required to set the pad in gpio mode
50 * IO_P defines the gpio structure (gpio1..gpio4) the pad belongs
52 * For example, the MX51_PIN_ETM_D0 is defined in the enumeration:
53 * ( (0x28 - MUX_I_START) << MUX_I)|( (0x250 - PAD_I_START) << PAD_I)
54 * It means the mux control register is at register offset 0x28. The pad control
55 * register offset is: 0x250 and also occupy the least significant bits
56 * within the register.
60 * Starting bit position within each entry of \b iomux_pins to represent the
61 * MUX control register offset
65 * Starting bit position within each entry of \b iomux_pins to represent the
66 * PAD control register offset
70 * Starting bit position within each entry of \b iomux_pins to represent which
71 * mux mode is for GPIO (0-based)
77 #define IOMUX_TO_GPIO(pin) ((((unsigned int)pin >> MUX_IO_P) * \
78 GPIO_NUM_PIN) + ((pin >> MUX_IO_I) &\
79 ((1 << (MUX_IO_P - MUX_IO_I)) - 1)))
80 #define IOMUX_TO_IRQ(pin) (MXC_GPIO_INT_BASE + IOMUX_TO_GPIO(pin))
81 #define GPIO_TO_PORT(n) (n / GPIO_NUM_PIN)
82 #define GPIO_TO_INDEX(n) (n % GPIO_NUM_PIN)
84 #define NON_GPIO_PORT 0x7
85 #define PIN_TO_MUX_MASK ((1 << (PAD_I - MUX_I)) - 1)
86 #define PIN_TO_PAD_MASK ((1 << (GPIO_I - PAD_I)) - 1)
87 #define PIN_TO_ALT_GPIO_MASK ((1 << (MUX_IO_I - GPIO_I)) - 1)
89 #define NON_MUX_I PIN_TO_MUX_MASK
90 #define MUX_I_START 0x001C
91 #define PAD_I_START 0x3F0
92 #define INPUT_CTL_START 0x8C4
93 #define INPUT_CTL_START_TO1 0x928
94 #define MUX_I_END (PAD_I_START - 4)
96 #define _MXC_BUILD_PIN(gp, gi, ga, mi, pi) \
97 (((gp) << MUX_IO_P) | ((gi) << MUX_IO_I) | \
99 ((pi - PAD_I_START) << PAD_I) | \
102 #define _MXC_BUILD_GPIO_PIN(gp, gi, ga, mi, pi) \
103 _MXC_BUILD_PIN(gp, gi, ga, mi, pi)
105 #define _MXC_BUILD_NON_GPIO_PIN(mi, pi) \
106 _MXC_BUILD_PIN(NON_GPIO_PORT, 0, 0, mi, pi)
108 #define PIN_TO_IOMUX_MUX(pin) ((pin >> MUX_I) & PIN_TO_MUX_MASK)
109 #define PIN_TO_IOMUX_PAD(pin) ((pin >> PAD_I) & PIN_TO_PAD_MASK)
110 #define PIN_TO_ALT_GPIO(pin) ((pin >> GPIO_I) & PIN_TO_ALT_GPIO_MASK)
111 #define PIN_TO_IOMUX_INDEX(pin) (PIN_TO_IOMUX_MUX(pin) >> 2)
114 * This enumeration is constructed based on the Section
115 * "sw_pad_ctl & sw_mux_ctl details" of the MX51 IC Spec. Each enumerated
116 * value is constructed based on the rules described above.
119 MX51_PIN_EIM_DA0
= _MXC_BUILD_NON_GPIO_PIN(0x1C, 0x7A8),
120 MX51_PIN_EIM_DA1
= _MXC_BUILD_NON_GPIO_PIN(0x20, 0x7A8),
121 MX51_PIN_EIM_DA2
= _MXC_BUILD_NON_GPIO_PIN(0x24, 0x7A8),
122 MX51_PIN_EIM_DA3
= _MXC_BUILD_NON_GPIO_PIN(0x28, 0x7A8),
123 MX51_PIN_EIM_DA4
= _MXC_BUILD_NON_GPIO_PIN(0x2C, 0x7AC),
124 MX51_PIN_EIM_DA5
= _MXC_BUILD_NON_GPIO_PIN(0x30, 0x7AC),
125 MX51_PIN_EIM_DA6
= _MXC_BUILD_NON_GPIO_PIN(0x34, 0x7AC),
126 MX51_PIN_EIM_DA7
= _MXC_BUILD_NON_GPIO_PIN(0x38, 0x7AC),
127 MX51_PIN_EIM_DA8
= _MXC_BUILD_NON_GPIO_PIN(0x3C, 0x7B0),
128 MX51_PIN_EIM_DA9
= _MXC_BUILD_NON_GPIO_PIN(0x40, 0x7B0),
129 MX51_PIN_EIM_DA10
= _MXC_BUILD_NON_GPIO_PIN(0x44, 0x7B0),
130 MX51_PIN_EIM_DA11
= _MXC_BUILD_NON_GPIO_PIN(0x48, 0x7B0),
131 MX51_PIN_EIM_DA12
= _MXC_BUILD_NON_GPIO_PIN(0x4C, 0x7BC),
132 MX51_PIN_EIM_DA13
= _MXC_BUILD_NON_GPIO_PIN(0x50, 0x7BC),
133 MX51_PIN_EIM_DA14
= _MXC_BUILD_NON_GPIO_PIN(0x54, 0x7BC),
134 MX51_PIN_EIM_DA15
= _MXC_BUILD_NON_GPIO_PIN(0x58, 0x7BC),
135 MX51_PIN_EIM_D16
= _MXC_BUILD_GPIO_PIN(1, 0, 1, 0x5C, 0x3F0),
136 MX51_PIN_EIM_D17
= _MXC_BUILD_GPIO_PIN(1, 1, 1, 0x60, 0x3F4),
137 MX51_PIN_EIM_D18
= _MXC_BUILD_GPIO_PIN(1, 2, 1, 0x64, 0x3F8),
138 MX51_PIN_EIM_D19
= _MXC_BUILD_GPIO_PIN(1, 3, 1, 0x68, 0x3FC),
139 MX51_PIN_EIM_D20
= _MXC_BUILD_GPIO_PIN(1, 4, 1, 0x6C, 0x400),
140 MX51_PIN_EIM_D21
= _MXC_BUILD_GPIO_PIN(1, 5, 1, 0x70, 0x404),
141 MX51_PIN_EIM_D22
= _MXC_BUILD_GPIO_PIN(1, 6, 1, 0x74, 0x408),
142 MX51_PIN_EIM_D23
= _MXC_BUILD_GPIO_PIN(1, 7, 1, 0x78, 0x40C),
143 MX51_PIN_EIM_D24
= _MXC_BUILD_GPIO_PIN(1, 8, 1, 0x7C, 0x410),
144 MX51_PIN_EIM_D25
= _MXC_BUILD_NON_GPIO_PIN(0x80, 0x414),
145 MX51_PIN_EIM_D26
= _MXC_BUILD_NON_GPIO_PIN(0x84, 0x418),
146 MX51_PIN_EIM_D27
= _MXC_BUILD_GPIO_PIN(1, 9, 1, 0x88, 0x41C),
147 MX51_PIN_EIM_D28
= _MXC_BUILD_NON_GPIO_PIN(0x8C, 0x420),
148 MX51_PIN_EIM_D29
= _MXC_BUILD_NON_GPIO_PIN(0x90, 0x424),
149 MX51_PIN_EIM_D30
= _MXC_BUILD_NON_GPIO_PIN(0x94, 0x428),
150 MX51_PIN_EIM_D31
= _MXC_BUILD_NON_GPIO_PIN(0x98, 0x42C),
151 MX51_PIN_EIM_A16
= _MXC_BUILD_GPIO_PIN(1, 10, 1, 0x9C, 0x430),
152 MX51_PIN_EIM_A17
= _MXC_BUILD_GPIO_PIN(1, 11, 1, 0xA0, 0x434),
153 MX51_PIN_EIM_A18
= _MXC_BUILD_GPIO_PIN(1, 12, 1, 0xA4, 0x438),
154 MX51_PIN_EIM_A19
= _MXC_BUILD_GPIO_PIN(1, 13, 1, 0xA8, 0x43C),
155 MX51_PIN_EIM_A20
= _MXC_BUILD_GPIO_PIN(1, 14, 1, 0xAC, 0x440),
156 MX51_PIN_EIM_A21
= _MXC_BUILD_GPIO_PIN(1, 15, 1, 0xB0, 0x444),
157 MX51_PIN_EIM_A22
= _MXC_BUILD_GPIO_PIN(1, 16, 1, 0xB4, 0x448),
158 MX51_PIN_EIM_A23
= _MXC_BUILD_GPIO_PIN(1, 17, 1, 0xB8, 0x44C),
159 MX51_PIN_EIM_A24
= _MXC_BUILD_GPIO_PIN(1, 18, 1, 0xBC, 0x450),
160 MX51_PIN_EIM_A25
= _MXC_BUILD_GPIO_PIN(1, 19, 1, 0xC0, 0x454),
161 MX51_PIN_EIM_A26
= _MXC_BUILD_GPIO_PIN(1, 20, 1, 0xC4, 0x458),
162 MX51_PIN_EIM_A27
= _MXC_BUILD_GPIO_PIN(1, 21, 1, 0xC8, 0x45C),
163 MX51_PIN_EIM_EB0
= _MXC_BUILD_NON_GPIO_PIN(0xCC, 0x460),
164 MX51_PIN_EIM_EB1
= _MXC_BUILD_NON_GPIO_PIN(0xD0, 0x464),
165 MX51_PIN_EIM_EB2
= _MXC_BUILD_GPIO_PIN(1, 22, 1, 0xD4, 0x468),
166 MX51_PIN_EIM_EB3
= _MXC_BUILD_GPIO_PIN(1, 23, 1, 0xD8, 0x46C),
167 MX51_PIN_EIM_OE
= _MXC_BUILD_GPIO_PIN(1, 24, 1, 0xDC, 0x470),
168 MX51_PIN_EIM_CS0
= _MXC_BUILD_GPIO_PIN(1, 25, 1, 0xE0, 0x474),
169 MX51_PIN_EIM_CS1
= _MXC_BUILD_GPIO_PIN(1, 26, 1, 0xE4, 0x478),
170 MX51_PIN_EIM_CS2
= _MXC_BUILD_GPIO_PIN(1, 27, 1, 0xE8, 0x47C),
171 MX51_PIN_EIM_CS3
= _MXC_BUILD_GPIO_PIN(1, 28, 1, 0xEC, 0x480),
172 MX51_PIN_EIM_CS4
= _MXC_BUILD_GPIO_PIN(1, 29, 1, 0xF0, 0x484),
173 MX51_PIN_EIM_CS5
= _MXC_BUILD_GPIO_PIN(1, 30, 1, 0xF4, 0x488),
174 MX51_PIN_EIM_DTACK
= _MXC_BUILD_GPIO_PIN(1, 31, 1, 0xF8, 0x48C),
175 MX51_PIN_EIM_LBA
= _MXC_BUILD_GPIO_PIN(2, 1, 1, 0xFC, 0x494),
176 MX51_PIN_EIM_CRE
= _MXC_BUILD_GPIO_PIN(2, 2, 1, 0x100, 0x4A0),
177 MX51_PIN_DRAM_CS1
= _MXC_BUILD_NON_GPIO_PIN(0x104, 0x4D0),
178 MX51_PIN_NANDF_WE_B
= _MXC_BUILD_GPIO_PIN(2, 3, 3, 0x108, 0x4E4),
179 MX51_PIN_NANDF_RE_B
= _MXC_BUILD_GPIO_PIN(2, 4, 3, 0x10C, 0x4E8),
180 MX51_PIN_NANDF_ALE
= _MXC_BUILD_GPIO_PIN(2, 5, 3, 0x110, 0x4EC),
181 MX51_PIN_NANDF_CLE
= _MXC_BUILD_GPIO_PIN(2, 6, 3, 0x114, 0x4F0),
182 MX51_PIN_NANDF_WP_B
= _MXC_BUILD_GPIO_PIN(2, 7, 3, 0x118, 0x4F4),
183 MX51_PIN_NANDF_RB0
= _MXC_BUILD_GPIO_PIN(2, 8, 3, 0x11C, 0x4F8),
184 MX51_PIN_NANDF_RB1
= _MXC_BUILD_GPIO_PIN(2, 9, 3, 0x120, 0x4FC),
185 MX51_PIN_NANDF_RB2
= _MXC_BUILD_GPIO_PIN(2, 10, 3, 0x124, 0x500),
186 MX51_PIN_NANDF_RB3
= _MXC_BUILD_GPIO_PIN(2, 11, 3, 0x128, 0x504),
187 MX51_PIN_GPIO_NAND
= _MXC_BUILD_GPIO_PIN(2, 12, 3, 0x12C, 0x514),
188 MX51_PIN_NANDF_RB4
= MX51_PIN_GPIO_NAND
,
189 MX51_PIN_NANDF_RB5
= _MXC_BUILD_GPIO_PIN(2, 13, 3, 0x130, 0x5D8),
190 MX51_PIN_NANDF_RB6
= _MXC_BUILD_GPIO_PIN(2, 14, 3, 0x134, 0x5DC),
191 MX51_PIN_NANDF_RB7
= _MXC_BUILD_GPIO_PIN(2, 15, 3, 0x138, 0x5E0),
192 MX51_PIN_NANDF_CS0
= _MXC_BUILD_GPIO_PIN(2, 16, 3, 0x130, 0x518),
193 MX51_PIN_NANDF_CS1
= _MXC_BUILD_GPIO_PIN(2, 17, 3, 0x134, 0x51C),
194 MX51_PIN_NANDF_CS2
= _MXC_BUILD_GPIO_PIN(2, 18, 3, 0x138, 0x520),
195 MX51_PIN_NANDF_CS3
= _MXC_BUILD_GPIO_PIN(2, 19, 3, 0x13C, 0x524),
196 MX51_PIN_NANDF_CS4
= _MXC_BUILD_GPIO_PIN(2, 20, 3, 0x140, 0x528),
197 MX51_PIN_NANDF_CS5
= _MXC_BUILD_GPIO_PIN(2, 21, 3, 0x144, 0x52C),
198 MX51_PIN_NANDF_CS6
= _MXC_BUILD_GPIO_PIN(2, 22, 3, 0x148, 0x530),
199 MX51_PIN_NANDF_CS7
= _MXC_BUILD_GPIO_PIN(2, 23, 3, 0x14C, 0x534),
200 MX51_PIN_NANDF_RDY_INT
= _MXC_BUILD_GPIO_PIN(2, 24, 3, 0x150, 0x538),
201 MX51_PIN_NANDF_D15
= _MXC_BUILD_GPIO_PIN(2, 25, 3, 0x154, 0x53C),
202 MX51_PIN_NANDF_D14
= _MXC_BUILD_GPIO_PIN(2, 26, 3, 0x158, 0x540),
203 MX51_PIN_NANDF_D13
= _MXC_BUILD_GPIO_PIN(2, 27, 3, 0x15C, 0x544),
204 MX51_PIN_NANDF_D12
= _MXC_BUILD_GPIO_PIN(2, 28, 3, 0x160, 0x548),
205 MX51_PIN_NANDF_D11
= _MXC_BUILD_GPIO_PIN(2, 29, 3, 0x164, 0x54C),
206 MX51_PIN_NANDF_D10
= _MXC_BUILD_GPIO_PIN(2, 30, 3, 0x168, 0x550),
207 MX51_PIN_NANDF_D9
= _MXC_BUILD_GPIO_PIN(2, 31, 3, 0x16C, 0x554),
208 MX51_PIN_NANDF_D8
= _MXC_BUILD_GPIO_PIN(3, 0, 3, 0x170, 0x558),
209 MX51_PIN_NANDF_D7
= _MXC_BUILD_GPIO_PIN(3, 1, 3, 0x174, 0x55C),
210 MX51_PIN_NANDF_D6
= _MXC_BUILD_GPIO_PIN(3, 2, 3, 0x178, 0x560),
211 MX51_PIN_NANDF_D5
= _MXC_BUILD_GPIO_PIN(3, 3, 3, 0x17C, 0x564),
212 MX51_PIN_NANDF_D4
= _MXC_BUILD_GPIO_PIN(3, 4, 3, 0x180, 0x568),
213 MX51_PIN_NANDF_D3
= _MXC_BUILD_GPIO_PIN(3, 5, 3, 0x184, 0x56C),
214 MX51_PIN_NANDF_D2
= _MXC_BUILD_GPIO_PIN(3, 6, 3, 0x188, 0x570),
215 MX51_PIN_NANDF_D1
= _MXC_BUILD_GPIO_PIN(3, 7, 3, 0x18C, 0x574),
216 MX51_PIN_NANDF_D0
= _MXC_BUILD_GPIO_PIN(3, 8, 3, 0x190, 0x578),
217 MX51_PIN_CSI1_D8
= _MXC_BUILD_GPIO_PIN(2, 12, 3, 0x194, 0x57C),
218 MX51_PIN_CSI1_D9
= _MXC_BUILD_GPIO_PIN(2, 13, 3, 0x198, 0x580),
219 MX51_PIN_CSI1_D10
= _MXC_BUILD_NON_GPIO_PIN(0x19C, 0x584),
220 MX51_PIN_CSI1_D11
= _MXC_BUILD_NON_GPIO_PIN(0x1A0, 0x588),
221 MX51_PIN_CSI1_D12
= _MXC_BUILD_NON_GPIO_PIN(0x1A4, 0x58C),
222 MX51_PIN_CSI1_D13
= _MXC_BUILD_NON_GPIO_PIN(0x1A8, 0x590),
223 MX51_PIN_CSI1_D14
= _MXC_BUILD_NON_GPIO_PIN(0x1AC, 0x594),
224 MX51_PIN_CSI1_D15
= _MXC_BUILD_NON_GPIO_PIN(0x1B0, 0x598),
225 MX51_PIN_CSI1_D16
= _MXC_BUILD_NON_GPIO_PIN(0x1B4, 0x59C),
226 MX51_PIN_CSI1_D17
= _MXC_BUILD_NON_GPIO_PIN(0x1B8, 0x5A0),
227 MX51_PIN_CSI1_D18
= _MXC_BUILD_NON_GPIO_PIN(0x1BC, 0x5A4),
228 MX51_PIN_CSI1_D19
= _MXC_BUILD_NON_GPIO_PIN(0x1C0, 0x5A8),
229 MX51_PIN_CSI1_VSYNC
= _MXC_BUILD_NON_GPIO_PIN(0x1C4, 0x5AC),
230 MX51_PIN_CSI1_HSYNC
= _MXC_BUILD_NON_GPIO_PIN(0x1C8, 0x5B0),
231 MX51_PIN_CSI1_PIXCLK
= _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I
, 0x5B4),
232 MX51_PIN_CSI1_MCLK
= _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I
, 0x5B8),
233 MX51_PIN_CSI1_PKE0
= _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I
, 0x860),
234 MX51_PIN_CSI2_D12
= _MXC_BUILD_GPIO_PIN(3, 9, 3, 0x1CC, 0x5BC),
235 MX51_PIN_CSI2_D13
= _MXC_BUILD_GPIO_PIN(3, 10, 3, 0x1D0, 0x5C0),
236 MX51_PIN_CSI2_D14
= _MXC_BUILD_GPIO_PIN(3, 11, 3, 0x1D4, 0x5C4),
237 MX51_PIN_CSI2_D15
= _MXC_BUILD_GPIO_PIN(3, 12, 3, 0x1D8, 0x5C8),
238 MX51_PIN_CSI2_D16
= _MXC_BUILD_GPIO_PIN(3, 11, 3, 0x1DC, 0x5CC),
239 MX51_PIN_CSI2_D17
= _MXC_BUILD_GPIO_PIN(3, 12, 3, 0x1E0, 0x5D0),
240 MX51_PIN_CSI2_D18
= _MXC_BUILD_GPIO_PIN(3, 11, 3, 0x1E4, 0x5D4),
241 MX51_PIN_CSI2_D19
= _MXC_BUILD_GPIO_PIN(3, 12, 3, 0x1E8, 0x5D8),
242 MX51_PIN_CSI2_VSYNC
= _MXC_BUILD_GPIO_PIN(3, 13, 3, 0x1EC, 0x5DC),
243 MX51_PIN_CSI2_HSYNC
= _MXC_BUILD_GPIO_PIN(3, 14, 3, 0x1F0, 0x5E0),
244 MX51_PIN_CSI2_PIXCLK
= _MXC_BUILD_GPIO_PIN(3, 15, 3, 0x1F4, 0x5E4),
245 MX51_PIN_CSI2_PKE0
= _MXC_BUILD_NON_GPIO_PIN(NON_MUX_I
, 0x81C),
246 MX51_PIN_I2C1_CLK
= _MXC_BUILD_GPIO_PIN(3, 16, 3, 0x1F8, 0x5E8),
247 MX51_PIN_I2C1_DAT
= _MXC_BUILD_GPIO_PIN(3, 17, 3, 0x1FC, 0x5EC),
248 MX51_PIN_AUD3_BB_TXD
= _MXC_BUILD_GPIO_PIN(3, 18, 3, 0x200, 0x5F0),
249 MX51_PIN_AUD3_BB_RXD
= _MXC_BUILD_GPIO_PIN(3, 19, 3, 0x204, 0x5F4),
250 MX51_PIN_AUD3_BB_CK
= _MXC_BUILD_GPIO_PIN(3, 20, 3, 0x208, 0x5F8),
251 MX51_PIN_AUD3_BB_FS
= _MXC_BUILD_GPIO_PIN(3, 21, 3, 0x20C, 0x5FC),
252 MX51_PIN_CSPI1_MOSI
= _MXC_BUILD_GPIO_PIN(3, 22, 3, 0x210, 0x600),
253 MX51_PIN_CSPI1_MISO
= _MXC_BUILD_GPIO_PIN(3, 23, 3, 0x214, 0x604),
254 MX51_PIN_CSPI1_SS0
= _MXC_BUILD_GPIO_PIN(3, 24, 3, 0x218, 0x608),
255 MX51_PIN_CSPI1_SS1
= _MXC_BUILD_GPIO_PIN(3, 25, 3, 0x21C, 0x60C),
256 MX51_PIN_CSPI1_RDY
= _MXC_BUILD_GPIO_PIN(3, 26, 3, 0x220, 0x610),
257 MX51_PIN_CSPI1_SCLK
= _MXC_BUILD_GPIO_PIN(3, 27, 3, 0x224, 0x614),
258 MX51_PIN_UART1_RXD
= _MXC_BUILD_GPIO_PIN(3, 28, 3, 0x228, 0x618),
259 MX51_PIN_UART1_TXD
= _MXC_BUILD_GPIO_PIN(3, 29, 3, 0x22C, 0x61C),
260 MX51_PIN_UART1_RTS
= _MXC_BUILD_GPIO_PIN(3, 30, 3, 0x230, 0x620),
261 MX51_PIN_UART1_CTS
= _MXC_BUILD_GPIO_PIN(3, 31, 3, 0x234, 0x624),
262 MX51_PIN_UART2_RXD
= _MXC_BUILD_GPIO_PIN(0, 20, 3, 0x238, 0x628),
263 MX51_PIN_UART2_TXD
= _MXC_BUILD_GPIO_PIN(0, 21, 3, 0x23C, 0x62C),
264 MX51_PIN_UART3_RXD
= _MXC_BUILD_GPIO_PIN(0, 22, 3, 0x240, 0x630),
265 MX51_PIN_UART3_TXD
= _MXC_BUILD_GPIO_PIN(0, 23, 3, 0x244, 0x634),
266 MX51_PIN_OWIRE_LINE
= _MXC_BUILD_GPIO_PIN(0, 24, 3, 0x248, 0x638),
267 MX51_PIN_KEY_ROW0
= _MXC_BUILD_NON_GPIO_PIN(0x24C, 0x63C),
268 MX51_PIN_KEY_ROW1
= _MXC_BUILD_NON_GPIO_PIN(0x250, 0x640),
269 MX51_PIN_KEY_ROW2
= _MXC_BUILD_NON_GPIO_PIN(0x254, 0x644),
270 MX51_PIN_KEY_ROW3
= _MXC_BUILD_NON_GPIO_PIN(0x258, 0x648),
271 MX51_PIN_KEY_COL0
= _MXC_BUILD_NON_GPIO_PIN(0x25C, 0x64C),
272 MX51_PIN_KEY_COL1
= _MXC_BUILD_NON_GPIO_PIN(0x260, 0x650),
273 MX51_PIN_KEY_COL2
= _MXC_BUILD_NON_GPIO_PIN(0x264, 0x654),
274 MX51_PIN_KEY_COL3
= _MXC_BUILD_NON_GPIO_PIN(0x268, 0x658),
275 MX51_PIN_KEY_COL4
= _MXC_BUILD_NON_GPIO_PIN(0x26C, 0x65C),
276 MX51_PIN_KEY_COL5
= _MXC_BUILD_NON_GPIO_PIN(0x270, 0x660),
277 MX51_PIN_USBH1_CLK
= _MXC_BUILD_GPIO_PIN(0, 25, 2, 0x278, 0x678),
278 MX51_PIN_USBH1_DIR
= _MXC_BUILD_GPIO_PIN(0, 26, 2, 0x27C, 0x67C),
279 MX51_PIN_USBH1_STP
= _MXC_BUILD_GPIO_PIN(0, 27, 2, 0x280, 0x680),
280 MX51_PIN_USBH1_NXT
= _MXC_BUILD_GPIO_PIN(0, 28, 2, 0x284, 0x684),
281 MX51_PIN_USBH1_DATA0
= _MXC_BUILD_GPIO_PIN(0, 11, 2, 0x288, 0x688),
282 MX51_PIN_USBH1_DATA1
= _MXC_BUILD_GPIO_PIN(0, 12, 2, 0x28C, 0x68C),
283 MX51_PIN_USBH1_DATA2
= _MXC_BUILD_GPIO_PIN(0, 13, 2, 0x290, 0x690),
284 MX51_PIN_USBH1_DATA3
= _MXC_BUILD_GPIO_PIN(0, 14, 2, 0x294, 0x694),
285 MX51_PIN_USBH1_DATA4
= _MXC_BUILD_GPIO_PIN(0, 15, 2, 0x298, 0x698),
286 MX51_PIN_USBH1_DATA5
= _MXC_BUILD_GPIO_PIN(0, 16, 2, 0x29C, 0x69C),
287 MX51_PIN_USBH1_DATA6
= _MXC_BUILD_GPIO_PIN(0, 17, 2, 0x2A0, 0x6A0),
288 MX51_PIN_USBH1_DATA7
= _MXC_BUILD_GPIO_PIN(0, 18, 2, 0x2A4, 0x6A4),
289 MX51_PIN_DI1_PIN11
= _MXC_BUILD_GPIO_PIN(2, 0, 4, 0x2A8, 0x6A8),
290 MX51_PIN_DI1_PIN12
= _MXC_BUILD_GPIO_PIN(2, 1, 4, 0x2AC, 0x6AC),
291 MX51_PIN_DI1_PIN13
= _MXC_BUILD_GPIO_PIN(2, 2, 4, 0x2B0, 0x6B0),
292 MX51_PIN_DI1_D0_CS
= _MXC_BUILD_GPIO_PIN(2, 3, 4, 0x2B4, 0x6B4),
293 MX51_PIN_DI1_D1_CS
= _MXC_BUILD_GPIO_PIN(2, 4, 4, 0x2B8, 0x6B8),
294 MX51_PIN_DISPB2_SER_DIN
= _MXC_BUILD_GPIO_PIN(2, 5, 4, 0x2BC, 0x6BC),
295 MX51_PIN_DISPB2_SER_DIO
= _MXC_BUILD_GPIO_PIN(2, 6, 4, 0x2C0, 0x6C0),
296 MX51_PIN_DISPB2_SER_CLK
= _MXC_BUILD_GPIO_PIN(2, 7, 4, 0x2C4, 0x6C4),
297 MX51_PIN_DISPB2_SER_RS
= _MXC_BUILD_GPIO_PIN(2, 8, 4, 0x2C8, 0x6C8),
298 MX51_PIN_DISP1_DAT0
= _MXC_BUILD_NON_GPIO_PIN(0x2CC, 0x6CC),
299 MX51_PIN_DISP1_DAT1
= _MXC_BUILD_NON_GPIO_PIN(0x2D0, 0x6D0),
300 MX51_PIN_DISP1_DAT2
= _MXC_BUILD_NON_GPIO_PIN(0x2D4, 0x6D4),
301 MX51_PIN_DISP1_DAT3
= _MXC_BUILD_NON_GPIO_PIN(0x2D8, 0x6D8),
302 MX51_PIN_DISP1_DAT4
= _MXC_BUILD_NON_GPIO_PIN(0x2DC, 0x6DC),
303 MX51_PIN_DISP1_DAT5
= _MXC_BUILD_NON_GPIO_PIN(0x2E0, 0x6E0),
304 MX51_PIN_DISP1_DAT6
= _MXC_BUILD_NON_GPIO_PIN(0x2E4, 0x6E4),
305 MX51_PIN_DISP1_DAT7
= _MXC_BUILD_NON_GPIO_PIN(0x2E8, 0x6E8),
306 MX51_PIN_DISP1_DAT8
= _MXC_BUILD_NON_GPIO_PIN(0x2EC, 0x6EC),
307 MX51_PIN_DISP1_DAT9
= _MXC_BUILD_NON_GPIO_PIN(0x2F0, 0x6F0),
308 MX51_PIN_DISP1_DAT10
= _MXC_BUILD_NON_GPIO_PIN(0x2F4, 0x6F4),
309 MX51_PIN_DISP1_DAT11
= _MXC_BUILD_NON_GPIO_PIN(0x2F8, 0x6F8),
310 MX51_PIN_DISP1_DAT12
= _MXC_BUILD_NON_GPIO_PIN(0x2FC, 0x6FC),
311 MX51_PIN_DISP1_DAT13
= _MXC_BUILD_NON_GPIO_PIN(0x300, 0x700),
312 MX51_PIN_DISP1_DAT14
= _MXC_BUILD_NON_GPIO_PIN(0x304, 0x704),
313 MX51_PIN_DISP1_DAT15
= _MXC_BUILD_NON_GPIO_PIN(0x308, 0x708),
314 MX51_PIN_DISP1_DAT16
= _MXC_BUILD_NON_GPIO_PIN(0x30C, 0x70C),
315 MX51_PIN_DISP1_DAT17
= _MXC_BUILD_NON_GPIO_PIN(0x310, 0x710),
316 MX51_PIN_DISP1_DAT18
= _MXC_BUILD_NON_GPIO_PIN(0x314, 0x714),
317 MX51_PIN_DISP1_DAT19
= _MXC_BUILD_NON_GPIO_PIN(0x318, 0x718),
318 MX51_PIN_DISP1_DAT20
= _MXC_BUILD_NON_GPIO_PIN(0x31C, 0x71C),
319 MX51_PIN_DISP1_DAT21
= _MXC_BUILD_NON_GPIO_PIN(0x320, 0x720),
320 MX51_PIN_DISP1_DAT22
= _MXC_BUILD_NON_GPIO_PIN(0x324, 0x724),
321 MX51_PIN_DISP1_DAT23
= _MXC_BUILD_NON_GPIO_PIN(0x328, 0x728),
322 MX51_PIN_DI1_PIN3
= _MXC_BUILD_NON_GPIO_PIN(0x32C, 0x72C),
323 MX51_PIN_DI1_PIN2
= _MXC_BUILD_NON_GPIO_PIN(0x330, 0x734),
324 MX51_PIN_DI_GP1
= _MXC_BUILD_NON_GPIO_PIN(0x334, 0x73C),
325 MX51_PIN_DI_GP2
= _MXC_BUILD_NON_GPIO_PIN(0x338, 0x740),
326 MX51_PIN_DI_GP3
= _MXC_BUILD_NON_GPIO_PIN(0x33C, 0x744),
327 MX51_PIN_DI2_PIN4
= _MXC_BUILD_NON_GPIO_PIN(0x340, 0x748),
328 MX51_PIN_DI2_PIN2
= _MXC_BUILD_NON_GPIO_PIN(0x344, 0x74C),
329 MX51_PIN_DI2_PIN3
= _MXC_BUILD_NON_GPIO_PIN(0x348, 0x750),
330 MX51_PIN_DI2_DISP_CLK
= _MXC_BUILD_NON_GPIO_PIN(0x34C, 0x754),
331 MX51_PIN_DI_GP4
= _MXC_BUILD_NON_GPIO_PIN(0x350, 0x758),
332 MX51_PIN_DISP2_DAT0
= _MXC_BUILD_NON_GPIO_PIN(0x354, 0x75C),
333 MX51_PIN_DISP2_DAT1
= _MXC_BUILD_NON_GPIO_PIN(0x358, 0x760),
334 MX51_PIN_DISP2_DAT2
= _MXC_BUILD_NON_GPIO_PIN(0x35C, 0x764),
335 MX51_PIN_DISP2_DAT3
= _MXC_BUILD_NON_GPIO_PIN(0x360, 0x768),
336 MX51_PIN_DISP2_DAT4
= _MXC_BUILD_NON_GPIO_PIN(0x364, 0x76C),
337 MX51_PIN_DISP2_DAT5
= _MXC_BUILD_NON_GPIO_PIN(0x368, 0x770),
338 MX51_PIN_DISP2_DAT6
= _MXC_BUILD_GPIO_PIN(0, 19, 5, 0x36C, 0x774),
339 MX51_PIN_DISP2_DAT7
= _MXC_BUILD_GPIO_PIN(0, 29, 5, 0x370, 0x778),
340 MX51_PIN_DISP2_DAT8
= _MXC_BUILD_GPIO_PIN(0, 30, 5, 0x374, 0x77C),
341 MX51_PIN_DISP2_DAT9
= _MXC_BUILD_GPIO_PIN(0, 31, 5, 0x378, 0x780),
342 MX51_PIN_DISP2_DAT10
= _MXC_BUILD_NON_GPIO_PIN(0x37C, 0x784),
343 MX51_PIN_DISP2_DAT11
= _MXC_BUILD_NON_GPIO_PIN(0x380, 0x788),
344 MX51_PIN_DISP2_DAT12
= _MXC_BUILD_NON_GPIO_PIN(0x384, 0x78C),
345 MX51_PIN_DISP2_DAT13
= _MXC_BUILD_NON_GPIO_PIN(0x388, 0x790),
346 MX51_PIN_DISP2_DAT14
= _MXC_BUILD_NON_GPIO_PIN(0x38C, 0x794),
347 MX51_PIN_DISP2_DAT15
= _MXC_BUILD_NON_GPIO_PIN(0x390, 0x798),
348 MX51_PIN_SD1_CMD
= _MXC_BUILD_NON_GPIO_PIN(0x394, 0x79C),
349 MX51_PIN_SD1_CLK
= _MXC_BUILD_NON_GPIO_PIN(0x398, 0x7A0),
350 MX51_PIN_SD1_DATA0
= _MXC_BUILD_NON_GPIO_PIN(0x39C, 0x7A4),
351 MX51_PIN_SD1_DATA1
= _MXC_BUILD_NON_GPIO_PIN(0x3A0, 0x7A8),
352 MX51_PIN_SD1_DATA2
= _MXC_BUILD_NON_GPIO_PIN(0x3A4, 0x7AC),
353 MX51_PIN_SD1_DATA3
= _MXC_BUILD_NON_GPIO_PIN(0x3A8, 0x7B0),
354 MX51_PIN_GPIO1_0
= _MXC_BUILD_GPIO_PIN(0, 0, 1, 0x3AC, 0x7B4),
355 MX51_PIN_GPIO1_1
= _MXC_BUILD_GPIO_PIN(0, 1, 1, 0x3B0, 0x7B8),
356 MX51_PIN_SD2_CMD
= _MXC_BUILD_NON_GPIO_PIN(0x3B4, 0x7BC),
357 MX51_PIN_SD2_CLK
= _MXC_BUILD_NON_GPIO_PIN(0x3B8, 0x7C0),
358 MX51_PIN_SD2_DATA0
= _MXC_BUILD_NON_GPIO_PIN(0x3BC, 0x7C4),
359 MX51_PIN_SD2_DATA1
= _MXC_BUILD_NON_GPIO_PIN(0x3C0, 0x7C8),
360 MX51_PIN_SD2_DATA2
= _MXC_BUILD_NON_GPIO_PIN(0x3C4, 0x7CC),
361 MX51_PIN_SD2_DATA3
= _MXC_BUILD_NON_GPIO_PIN(0x3C8, 0x7D0),
362 MX51_PIN_GPIO1_2
= _MXC_BUILD_GPIO_PIN(0, 2, 0, 0x3CC, 0x7D4),
363 MX51_PIN_GPIO1_3
= _MXC_BUILD_GPIO_PIN(0, 3, 0, 0x3D0, 0x7D8),
364 MX51_PIN_PMIC_INT_REQ
= _MXC_BUILD_NON_GPIO_PIN(0x3D4, 0x7FC),
365 MX51_PIN_GPIO1_4
= _MXC_BUILD_GPIO_PIN(0, 4, 0, 0x3D8, 0x804),
366 MX51_PIN_GPIO1_5
= _MXC_BUILD_GPIO_PIN(0, 5, 0, 0x3DC, 0x808),
367 MX51_PIN_GPIO1_6
= _MXC_BUILD_GPIO_PIN(0, 6, 0, 0x3E0, 0x80C),
368 MX51_PIN_GPIO1_7
= _MXC_BUILD_GPIO_PIN(0, 7, 0, 0x3E4, 0x810),
369 MX51_PIN_GPIO1_8
= _MXC_BUILD_GPIO_PIN(0, 8, 0, 0x3E8, 0x814),
370 MX51_PIN_GPIO1_9
= _MXC_BUILD_GPIO_PIN(0, 9, 0, 0x3EC, 0x818),
373 #endif /* __ASSEMBLY__ */
374 #endif /* __ASM_ARCH_MXC_MX51_PINS_H__ */