]>
git.ipfire.org Git - people/ms/u-boot.git/blob - arch/powerpc/cpu/mpc5xxx/interrupts.c
3 * Detlev Zundel, DENX Software Engineering, dzu@denx.de
6 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
9 * Josh Huber <huber@mclx.com>, Mission Critical Linux, Inc.
11 * SPDX-License-Identifier: GPL-2.0+
14 /* this section was ripped out of arch/powerpc/syslib/mpc52xx_pic.c in the
15 * Linux 2.6 source with the following copyright.
17 * Based on (well, mostly copied from) the code from the 2.4 kernel by
18 * Dale Farnsworth <dfarnsworth@mvista.com> and Kent Borg.
20 * Copyright (C) 2004 Sylvain Munaut <tnt@246tNt.com>
21 * Copyright (C) 2003 Montavista Software, Inc
25 #include <asm/processor.h>
30 interrupt_handler_t
*handler
;
35 static struct irq_action irq_handlers
[NR_IRQS
];
37 static struct mpc5xxx_intr
*intr
;
38 static struct mpc5xxx_sdma
*sdma
;
40 static void mpc5xxx_ic_disable(unsigned int irq
)
44 if (irq
== MPC5XXX_IRQ0
) {
45 val
= in_be32(&intr
->ctrl
);
47 out_be32(&intr
->ctrl
, val
);
48 } else if (irq
< MPC5XXX_IRQ1
) {
50 } else if (irq
<= MPC5XXX_IRQ3
) {
51 val
= in_be32(&intr
->ctrl
);
52 val
&= ~(1 << (10 - (irq
- MPC5XXX_IRQ1
)));
53 out_be32(&intr
->ctrl
, val
);
54 } else if (irq
< MPC5XXX_SDMA_IRQ_BASE
) {
55 val
= in_be32(&intr
->main_mask
);
56 val
|= 1 << (16 - (irq
- MPC5XXX_MAIN_IRQ_BASE
));
57 out_be32(&intr
->main_mask
, val
);
58 } else if (irq
< MPC5XXX_PERP_IRQ_BASE
) {
59 val
= in_be32(&sdma
->IntMask
);
60 val
|= 1 << (irq
- MPC5XXX_SDMA_IRQ_BASE
);
61 out_be32(&sdma
->IntMask
, val
);
63 val
= in_be32(&intr
->per_mask
);
64 val
|= 1 << (31 - (irq
- MPC5XXX_PERP_IRQ_BASE
));
65 out_be32(&intr
->per_mask
, val
);
69 static void mpc5xxx_ic_enable(unsigned int irq
)
73 if (irq
== MPC5XXX_IRQ0
) {
74 val
= in_be32(&intr
->ctrl
);
76 out_be32(&intr
->ctrl
, val
);
77 } else if (irq
< MPC5XXX_IRQ1
) {
79 } else if (irq
<= MPC5XXX_IRQ3
) {
80 val
= in_be32(&intr
->ctrl
);
81 val
|= 1 << (10 - (irq
- MPC5XXX_IRQ1
));
82 out_be32(&intr
->ctrl
, val
);
83 } else if (irq
< MPC5XXX_SDMA_IRQ_BASE
) {
84 val
= in_be32(&intr
->main_mask
);
85 val
&= ~(1 << (16 - (irq
- MPC5XXX_MAIN_IRQ_BASE
)));
86 out_be32(&intr
->main_mask
, val
);
87 } else if (irq
< MPC5XXX_PERP_IRQ_BASE
) {
88 val
= in_be32(&sdma
->IntMask
);
89 val
&= ~(1 << (irq
- MPC5XXX_SDMA_IRQ_BASE
));
90 out_be32(&sdma
->IntMask
, val
);
92 val
= in_be32(&intr
->per_mask
);
93 val
&= ~(1 << (31 - (irq
- MPC5XXX_PERP_IRQ_BASE
)));
94 out_be32(&intr
->per_mask
, val
);
98 static void mpc5xxx_ic_ack(unsigned int irq
)
103 * Only some irqs are reset here, others in interrupting hardware.
108 val
= in_be32(&intr
->ctrl
);
110 out_be32(&intr
->ctrl
, val
);
112 case MPC5XXX_CCS_IRQ
:
113 val
= in_be32(&intr
->enc_status
);
115 out_be32(&intr
->enc_status
, val
);
118 val
= in_be32(&intr
->ctrl
);
120 out_be32(&intr
->ctrl
, val
);
123 val
= in_be32(&intr
->ctrl
);
125 out_be32(&intr
->ctrl
, val
);
128 val
= in_be32(&intr
->ctrl
);
130 out_be32(&intr
->ctrl
, val
);
133 if (irq
>= MPC5XXX_SDMA_IRQ_BASE
134 && irq
< (MPC5XXX_SDMA_IRQ_BASE
+ MPC5XXX_SDMA_IRQ_NUM
)) {
135 out_be32(&sdma
->IntPend
,
136 1 << (irq
- MPC5XXX_SDMA_IRQ_BASE
));
142 static void mpc5xxx_ic_disable_and_ack(unsigned int irq
)
144 mpc5xxx_ic_disable(irq
);
148 static void mpc5xxx_ic_end(unsigned int irq
)
150 mpc5xxx_ic_enable(irq
);
153 void mpc5xxx_init_irq(void)
157 /* Remap the necessary zones */
158 intr
= (struct mpc5xxx_intr
*)(MPC5XXX_ICTL
);
159 sdma
= (struct mpc5xxx_sdma
*)(MPC5XXX_SDMA
);
161 /* Disable all interrupt sources. */
162 out_be32(&sdma
->IntPend
, 0xffffffff); /* 1 means clear pending */
163 out_be32(&sdma
->IntMask
, 0xffffffff); /* 1 means disabled */
164 out_be32(&intr
->per_mask
, 0x7ffffc00); /* 1 means disabled */
165 out_be32(&intr
->main_mask
, 0x00010fff); /* 1 means disabled */
166 intr_ctrl
= in_be32(&intr
->ctrl
);
167 intr_ctrl
|= 0x0f000000 | /* clear IRQ 0-3 */
168 0x00ff0000 | /* IRQ 0-3 level sensitive low active */
169 0x00001000 | /* MEE master external enable */
170 0x00000000 | /* 0 means disable IRQ 0-3 */
171 0x00000001; /* CEb route critical normally */
172 out_be32(&intr
->ctrl
, intr_ctrl
);
174 /* Zero a bunch of the priority settings. */
175 out_be32(&intr
->per_pri1
, 0);
176 out_be32(&intr
->per_pri2
, 0);
177 out_be32(&intr
->per_pri3
, 0);
178 out_be32(&intr
->main_pri1
, 0);
179 out_be32(&intr
->main_pri2
, 0);
182 int mpc5xxx_get_irq(struct pt_regs
*regs
)
187 status
= in_be32(&intr
->enc_status
);
189 if (status
& 0x00000400) { /* critical */
190 irq
= (status
>> 8) & 0x3;
191 if (irq
== 2) /* high priority peripheral */
193 irq
+= MPC5XXX_CRIT_IRQ_BASE
;
194 } else if (status
& 0x00200000) { /* main */
195 irq
= (status
>> 16) & 0x1f;
196 if (irq
== 4) /* low priority peripheral */
198 irq
+= MPC5XXX_MAIN_IRQ_BASE
;
199 } else if (status
& 0x20000000) { /* peripheral */
201 irq
= (status
>> 24) & 0x1f;
202 if (irq
== 0) { /* bestcomm */
203 status
= in_be32(&sdma
->IntPend
);
204 irq
= ffs(status
) + MPC5XXX_SDMA_IRQ_BASE
- 1;
206 irq
+= MPC5XXX_PERP_IRQ_BASE
;
212 /****************************************************************************/
214 int interrupt_init_cpu(ulong
* decrementer_count
)
216 *decrementer_count
= get_tbclk() / CONFIG_SYS_HZ
;
223 /****************************************************************************/
226 * Handle external interrupts
228 void external_interrupt(struct pt_regs
*regs
)
232 irq
= mpc5xxx_get_irq(regs
);
234 mpc5xxx_ic_disable_and_ack(irq
);
238 if (irq_handlers
[irq
].handler
!= NULL
)
239 (*irq_handlers
[irq
].handler
) (irq_handlers
[irq
].arg
);
241 printf("\nBogus External Interrupt IRQ %d\n", irq
);
243 * turn off the bogus interrupt, otherwise it
244 * might repeat forever
253 void timer_interrupt_cpu(struct pt_regs
*regs
)
255 /* nothing to do here */
259 /****************************************************************************/
262 * Install and free a interrupt handler.
265 void irq_install_handler(int irq
, interrupt_handler_t
* handler
, void *arg
)
267 if (irq
< 0 || irq
>= NR_IRQS
) {
268 printf("irq_install_handler: bad irq number %d\n", irq
);
272 if (irq_handlers
[irq
].handler
!= NULL
)
273 printf("irq_install_handler: 0x%08lx replacing 0x%08lx\n",
274 (ulong
) handler
, (ulong
) irq_handlers
[irq
].handler
);
276 irq_handlers
[irq
].handler
= handler
;
277 irq_handlers
[irq
].arg
= arg
;
279 mpc5xxx_ic_enable(irq
);
282 void irq_free_handler(int irq
)
284 if (irq
< 0 || irq
>= NR_IRQS
) {
285 printf("irq_free_handler: bad irq number %d\n", irq
);
289 mpc5xxx_ic_disable(irq
);
291 irq_handlers
[irq
].handler
= NULL
;
292 irq_handlers
[irq
].arg
= NULL
;
295 /****************************************************************************/
297 #if defined(CONFIG_CMD_IRQ)
298 void do_irqinfo(cmd_tbl_t
* cmdtp
, bd_t
* bd
, int flag
, int argc
, char * const argv
[])
302 char *irq_config
[] = { "level sensitive, active high",
303 "edge sensitive, rising active edge",
304 "edge sensitive, falling active edge",
305 "level sensitive, active low"
308 re_enable
= disable_interrupts();
310 intr_ctrl
= in_be32(&intr
->ctrl
);
311 printf("Interrupt configuration:\n");
313 for (irq
= 0; irq
<= 3; irq
++) {
314 printf("IRQ%d: %s\n", irq
,
315 irq_config
[(intr_ctrl
>> (22 - 2 * irq
)) & 0x3]);
318 puts("\nInterrupt-Information:\n" "Nr Routine Arg Count\n");
320 for (irq
= 0; irq
< NR_IRQS
; irq
++)
321 if (irq_handlers
[irq
].handler
!= NULL
)
322 printf("%02d %08lx %08lx %ld\n", irq
,
323 (ulong
) irq_handlers
[irq
].handler
,
324 (ulong
) irq_handlers
[irq
].arg
,
325 irq_handlers
[irq
].count
);