arch/x86/dts/dfi-bt700.dtsi

   1 /*
   2  * Copyright (C) 2014, Bin Meng <bmeng.cn@gmail.com>
   3  * Copyright (C) 2016 Stefan Roese <sr@denx.de>
   4  *
   5  * SPDX-License-Identifier:     GPL-2.0+
   6  */
   7
   8 #include <asm/arch-baytrail/fsp/fsp_configs.h>
   9 #include <dt-bindings/gpio/x86-gpio.h>
  10 #include <dt-bindings/interrupt-router/intel-irq.h>
  11
  12 #include "skeleton.dtsi"
  13 #include "rtc.dtsi"
  14 #include "tsc_timer.dtsi"
  15
  16 / {
  17         config {
  18                 silent_console = <0>;
  19         };
  20
  21         pch_pinctrl {
  22                 compatible = "intel,x86-pinctrl";
  23                 reg = <0 0>;
  24
  25                 /* Add UART1 PAD configuration (SIO HS-UART) */
  26                 uart1_txd@0 {
  27                         pad-offset = <0x10>;
  28                         mode-func = <1>;
  29                 };
  30
  31                 uart1_rxd@0 {
  32                         pad-offset = <0x20>;
  33                         mode-func = <1>;
  34                 };
  35
  36                 /*
  37                  * As of today, the latest version FSP (gold4) for BayTrail
  38                  * misses the PAD configuration of the SD controller's Card
  39                  * Detect signal. The default PAD value for the CD pin sets
  40                  * the pin to work in GPIO mode, which causes card detect
  41                  * status cannot be reflected by the Present State register
  42                  * in the SD controller (bit 16 & bit 18 are always zero).
  43                  *
  44                  * Configure this pin to function 1 (SD controller).
  45                  */
  46                 sdmmc3_cd@0 {
  47                         pad-offset = <0x3a0>;
  48                         mode-func = <1>;
  49                 };
  50         };
  51
  52         chosen {
  53                 stdout-path = "/serial";
  54         };
  55
  56         cpus {
  57                 #address-cells = <1>;
  58                 #size-cells = <0>;
  59
  60                 cpu@0 {
  61                         device_type = "cpu";
  62                         compatible = "intel,baytrail-cpu";
  63                         reg = <0>;
  64                         intel,apic-id = <0>;
  65                 };
  66
  67                 cpu@1 {
  68                         device_type = "cpu";
  69                         compatible = "intel,baytrail-cpu";
  70                         reg = <1>;
  71                         intel,apic-id = <2>;
  72                 };
  73
  74                 cpu@2 {
  75                         device_type = "cpu";
  76                         compatible = "intel,baytrail-cpu";
  77                         reg = <2>;
  78                         intel,apic-id = <4>;
  79                 };
  80
  81                 cpu@3 {
  82                         device_type = "cpu";
  83                         compatible = "intel,baytrail-cpu";
  84                         reg = <3>;
  85                         intel,apic-id = <6>;
  86                 };
  87         };
  88
  89         pci {
  90                 compatible = "intel,pci-baytrail", "pci-x86";
  91                 #address-cells = <3>;
  92                 #size-cells = <2>;
  93                 u-boot,dm-pre-reloc;
  94                 ranges = <0x02000000 0x0 0x80000000 0x80000000 0 0x40000000
  95                           0x42000000 0x0 0xc0000000 0xc0000000 0 0x20000000
  96                           0x01000000 0x0 0x2000 0x2000 0 0xe000>;
  97
  98                 pciuart0: uart@1e,3 {
  99                         compatible = "pci8086,0f0a.00",
 100                                         "pci8086,0f0a",
 101                                         "pciclass,070002",
 102                                         "pciclass,0700",
 103                                         "ns16550";
 104                         u-boot,dm-pre-reloc;
 105                         reg = <0x0200f310 0x0 0x0 0x0 0x0>;
 106                         reg-shift = <2>;
 107                         clock-frequency = <58982400>;
 108                         current-speed = <115200>;
 109                 };
 110
 111                 pch@1f,0 {
 112                         reg = <0x0000f800 0 0 0 0>;
 113                         compatible = "pci8086,0f1c", "intel,pch9";
 114                         #address-cells = <1>;
 115                         #size-cells = <1>;
 116
 117                         irq-router {
 118                                 compatible = "intel,irq-router";
 119                                 intel,pirq-config = "ibase";
 120                                 intel,ibase-offset = <0x50>;
 121                                 intel,actl-addr = <0>;
 122                                 intel,pirq-link = <8 8>;
 123                                 intel,pirq-mask = <0xdee0>;
 124                                 intel,pirq-routing = <
 125                                         /* BayTrail PCI devices */
 126                                         PCI_BDF(0, 2, 0) INTA PIRQA
 127                                         PCI_BDF(0, 3, 0) INTA PIRQA
 128                                         PCI_BDF(0, 16, 0) INTA PIRQA
 129                                         PCI_BDF(0, 17, 0) INTA PIRQA
 130                                         PCI_BDF(0, 18, 0) INTA PIRQA
 131                                         PCI_BDF(0, 19, 0) INTA PIRQA
 132                                         PCI_BDF(0, 20, 0) INTA PIRQA
 133                                         PCI_BDF(0, 21, 0) INTA PIRQA
 134                                         PCI_BDF(0, 22, 0) INTA PIRQA
 135                                         PCI_BDF(0, 23, 0) INTA PIRQA
 136                                         PCI_BDF(0, 24, 0) INTA PIRQA
 137                                         PCI_BDF(0, 24, 1) INTC PIRQC
 138                                         PCI_BDF(0, 24, 2) INTD PIRQD
 139                                         PCI_BDF(0, 24, 3) INTB PIRQB
 140                                         PCI_BDF(0, 24, 4) INTA PIRQA
 141                                         PCI_BDF(0, 24, 5) INTC PIRQC
 142                                         PCI_BDF(0, 24, 6) INTD PIRQD
 143                                         PCI_BDF(0, 24, 7) INTB PIRQB
 144                                         PCI_BDF(0, 26, 0) INTA PIRQA
 145                                         PCI_BDF(0, 27, 0) INTA PIRQA
 146                                         PCI_BDF(0, 28, 0) INTA PIRQA
 147                                         PCI_BDF(0, 28, 1) INTB PIRQB
 148                                         PCI_BDF(0, 28, 2) INTC PIRQC
 149                                         PCI_BDF(0, 28, 3) INTD PIRQD
 150                                         PCI_BDF(0, 29, 0) INTA PIRQA
 151                                         PCI_BDF(0, 30, 0) INTA PIRQA
 152                                         PCI_BDF(0, 30, 1) INTD PIRQD
 153                                         PCI_BDF(0, 30, 2) INTB PIRQB
 154                                         PCI_BDF(0, 30, 3) INTC PIRQC
 155                                         PCI_BDF(0, 30, 4) INTD PIRQD
 156                                         PCI_BDF(0, 30, 5) INTB PIRQB
 157                                         PCI_BDF(0, 31, 3) INTB PIRQB
 158
 159                                         /*
 160                                          * PCIe root ports downstream
 161                                          * interrupts
 162                                          */
 163                                         PCI_BDF(1, 0, 0) INTA PIRQA
 164                                         PCI_BDF(1, 0, 0) INTB PIRQB
 165                                         PCI_BDF(1, 0, 0) INTC PIRQC
 166                                         PCI_BDF(1, 0, 0) INTD PIRQD
 167                                         PCI_BDF(2, 0, 0) INTA PIRQB
 168                                         PCI_BDF(2, 0, 0) INTB PIRQC
 169                                         PCI_BDF(2, 0, 0) INTC PIRQD
 170                                         PCI_BDF(2, 0, 0) INTD PIRQA
 171                                         PCI_BDF(3, 0, 0) INTA PIRQC
 172                                         PCI_BDF(3, 0, 0) INTB PIRQD
 173                                         PCI_BDF(3, 0, 0) INTC PIRQA
 174                                         PCI_BDF(3, 0, 0) INTD PIRQB
 175                                         PCI_BDF(4, 0, 0) INTA PIRQD
 176                                         PCI_BDF(4, 0, 0) INTB PIRQA
 177                                         PCI_BDF(4, 0, 0) INTC PIRQB
 178                                         PCI_BDF(4, 0, 0) INTD PIRQC
 179                                 >;
 180                         };
 181
 182                         spi: spi {
 183                                 #address-cells = <1>;
 184                                 #size-cells = <0>;
 185                                 compatible = "intel,ich9-spi";
 186                                 spi-flash@0 {
 187                                         #address-cells = <1>;
 188                                         #size-cells = <1>;
 189                                         reg = <0>;
 190                                         compatible = "stmicro,n25q064a",
 191                                                 "spi-flash";
 192                                         memory-map = <0xff800000 0x00800000>;
 193                                         rw-mrc-cache {
 194                                                 label = "rw-mrc-cache";
 195                                                 reg = <0x006f0000 0x00010000>;
 196                                         };
 197                                 };
 198                         };
 199
 200                         gpioa {
 201                                 compatible = "intel,ich6-gpio";
 202                                 u-boot,dm-pre-reloc;
 203                                 reg = <0 0x20>;
 204                                 bank-name = "A";
 205                                 use-lvl-write-cache;
 206                         };
 207
 208                         gpiob {
 209                                 compatible = "intel,ich6-gpio";
 210                                 u-boot,dm-pre-reloc;
 211                                 reg = <0x20 0x20>;
 212                                 bank-name = "B";
 213                                 use-lvl-write-cache;
 214                         };
 215
 216                         gpioc {
 217                                 compatible = "intel,ich6-gpio";
 218                                 u-boot,dm-pre-reloc;
 219                                 reg = <0x40 0x20>;
 220                                 bank-name = "C";
 221                                 use-lvl-write-cache;
 222                         };
 223
 224                         gpiod {
 225                                 compatible = "intel,ich6-gpio";
 226                                 u-boot,dm-pre-reloc;
 227                                 reg = <0x60 0x20>;
 228                                 bank-name = "D";
 229                                 use-lvl-write-cache;
 230                         };
 231
 232                         gpioe {
 233                                 compatible = "intel,ich6-gpio";
 234                                 u-boot,dm-pre-reloc;
 235                                 reg = <0x80 0x20>;
 236                                 bank-name = "E";
 237                                 use-lvl-write-cache;
 238                         };
 239
 240                         gpiof {
 241                                 compatible = "intel,ich6-gpio";
 242                                 u-boot,dm-pre-reloc;
 243                                 reg = <0xA0 0x20>;
 244                                 bank-name = "F";
 245                                 use-lvl-write-cache;
 246                         };
 247                 };
 248         };
 249
 250         fsp {
 251                 compatible = "intel,baytrail-fsp";
 252                 fsp,mrc-init-tseg-size = <MRC_INIT_TSEG_SIZE_1MB>;
 253                 fsp,mrc-init-mmio-size = <MRC_INIT_MMIO_SIZE_2048MB>;
 254                 fsp,mrc-init-spd-addr1 = <0xa0>;
 255                 fsp,mrc-init-spd-addr2 = <0xa2>;
 256                 fsp,emmc-boot-mode = <EMMC_BOOT_MODE_AUTO>;
 257                 fsp,enable-sdio;
 258                 fsp,enable-sdcard;
 259                 fsp,enable-hsuart0;
 260                 fsp,enable-hsuart1;
 261                 fsp,enable-spi;
 262                 fsp,enable-sata;
 263                 fsp,sata-mode = <SATA_MODE_AHCI>;
 264                 fsp,lpe-mode = <LPE_MODE_PCI>;
 265                 fsp,lpss-sio-mode = <LPSS_SIO_MODE_PCI>;
 266                 fsp,enable-dma0;
 267                 fsp,enable-dma1;
 268                 fsp,enable-i2c0;
 269                 fsp,enable-i2c1;
 270                 fsp,enable-i2c2;
 271                 fsp,enable-i2c3;
 272                 fsp,enable-i2c4;
 273                 fsp,enable-i2c5;
 274                 fsp,enable-i2c6;
 275                 fsp,enable-pwm0;
 276                 fsp,enable-pwm1;
 277                 fsp,igd-dvmt50-pre-alloc = <IGD_DVMT50_PRE_ALLOC_64MB>;
 278                 fsp,aperture-size = <APERTURE_SIZE_256MB>;
 279                 fsp,gtt-size = <GTT_SIZE_2MB>;
 280                 fsp,scc-mode = <SCC_MODE_PCI>;
 281                 fsp,os-selection = <OS_SELECTION_LINUX>;
 282                 fsp,emmc45-ddr50-enabled;
 283                 fsp,emmc45-retune-timer-value = <8>;
 284                 fsp,enable-igd;
 285                 fsp,enable-memory-down;
 286                 fsp,memory-down-params {
 287                         compatible = "intel,baytrail-fsp-mdp";
 288                         fsp,dram-speed = <DRAM_SPEED_1333MTS>;
 289                         fsp,dram-type = <DRAM_TYPE_DDR3L>;
 290                         fsp,dimm-0-enable;
 291                         fsp,dimm-width = <DIMM_WIDTH_X16>;
 292                         fsp,dimm-density = <DIMM_DENSITY_8GBIT>;
 293                         fsp,dimm-bus-width = <DIMM_BUS_WIDTH_64BITS>;
 294                         fsp,dimm-sides = <DIMM_SIDES_1RANKS>;
 295
 296                         /* These following values might need a re-visit */
 297                         fsp,dimm-tcl = <8>;
 298                         fsp,dimm-trpt-rcd = <8>;
 299                         fsp,dimm-twr = <8>;
 300                         fsp,dimm-twtr = <4>;
 301                         fsp,dimm-trrd = <6>;
 302                         fsp,dimm-trtp = <4>;
 303                         fsp,dimm-tfaw = <22>;
 304                 };
 305         };
 306
 307         microcode {
 308                 update@0 {
 309 #include "microcode/m0130673325.dtsi"
 310                 };
 311                 update@1 {
 312 #include "microcode/m0130679907.dtsi"
 313                 };
 314         };
 315 };