2 * Board functions for Compulab CM-FX6 board
4 * Copyright (C) 2014, Compulab Ltd - http://compulab.co.il/
6 * Author: Nikita Kiryanov <nikita@compulab.co.il>
8 * SPDX-License-Identifier: GPL-2.0+
13 #include <fsl_esdhc.h>
16 #include <fdt_support.h>
19 #include <asm/arch/crm_regs.h>
20 #include <asm/arch/sys_proto.h>
21 #include <asm/arch/iomux.h>
22 #include <asm/arch/mxc_hdmi.h>
23 #include <asm/imx-common/mxc_i2c.h>
24 #include <asm/imx-common/sata.h>
25 #include <asm/imx-common/video.h>
28 #include <dm/platform_data/serial_mxc.h>
30 #include "../common/eeprom.h"
31 #include "../common/common.h"
33 DECLARE_GLOBAL_DATA_PTR
;
35 #ifdef CONFIG_SPLASH_SCREEN
36 static struct splash_location cm_fx6_splash_locations
[] = {
39 .storage
= SPLASH_STORAGE_SF
,
44 int splash_screen_prepare(void)
46 return splash_source_load(cm_fx6_splash_locations
,
47 ARRAY_SIZE(cm_fx6_splash_locations
));
51 #ifdef CONFIG_IMX_HDMI
52 static void cm_fx6_enable_hdmi(struct display_info_t
const *dev
)
54 imx_enable_hdmi_phy();
57 struct display_info_t
const displays
[] = {
61 .pixfmt
= IPU_PIX_FMT_RGB24
,
62 .detect
= detect_hdmi
,
63 .enable
= cm_fx6_enable_hdmi
,
77 .vmode
= FB_VMODE_NONINTERLACED
,
81 size_t display_count
= ARRAY_SIZE(displays
);
83 static void cm_fx6_setup_display(void)
85 struct mxc_ccm_reg
*mxc_ccm
= (struct mxc_ccm_reg
*)CCM_BASE_ADDR
;
90 reg
= __raw_readl(&mxc_ccm
->CCGR3
);
91 reg
|= MXC_CCM_CCGR3_IPU1_IPU_DI0_MASK
;
92 writel(reg
, &mxc_ccm
->CCGR3
);
95 static inline void cm_fx6_setup_display(void) {}
96 #endif /* CONFIG_VIDEO_IPUV3 */
98 #ifdef CONFIG_DWC_AHSATA
99 static int cm_fx6_issd_gpios
[] = {
100 /* The order of the GPIOs in the array is important! */
105 CM_FX6_SATA_NSTANDBY1
,
106 CM_FX6_SATA_NSTANDBY2
,
109 static void cm_fx6_sata_power(int on
)
113 if (!on
) { /* tell the iSSD that the power will be removed */
114 gpio_direction_output(CM_FX6_SATA_PWLOSS_INT
, 1);
118 for (i
= 0; i
< ARRAY_SIZE(cm_fx6_issd_gpios
); i
++) {
119 gpio_direction_output(cm_fx6_issd_gpios
[i
], on
);
123 if (!on
) /* for compatibility lower the power loss interrupt */
124 gpio_direction_output(CM_FX6_SATA_PWLOSS_INT
, 0);
127 static iomux_v3_cfg_t
const sata_pads
[] = {
129 IOMUX_PADS(PAD_ENET_TX_EN__GPIO1_IO28
| MUX_PAD_CTRL(NO_PAD_CTRL
)),
130 IOMUX_PADS(PAD_EIM_A22__GPIO2_IO16
| MUX_PAD_CTRL(NO_PAD_CTRL
)),
131 IOMUX_PADS(PAD_EIM_D20__GPIO3_IO20
| MUX_PAD_CTRL(NO_PAD_CTRL
)),
132 IOMUX_PADS(PAD_EIM_A25__GPIO5_IO02
| MUX_PAD_CTRL(NO_PAD_CTRL
)),
134 IOMUX_PADS(PAD_ENET_TXD0__GPIO1_IO30
| MUX_PAD_CTRL(NO_PAD_CTRL
)),
135 IOMUX_PADS(PAD_EIM_D23__GPIO3_IO23
| MUX_PAD_CTRL(NO_PAD_CTRL
)),
136 IOMUX_PADS(PAD_EIM_D29__GPIO3_IO29
| MUX_PAD_CTRL(NO_PAD_CTRL
)),
137 IOMUX_PADS(PAD_EIM_A23__GPIO6_IO06
| MUX_PAD_CTRL(NO_PAD_CTRL
)),
138 IOMUX_PADS(PAD_EIM_BCLK__GPIO6_IO31
| MUX_PAD_CTRL(NO_PAD_CTRL
)),
141 static int cm_fx6_setup_issd(void)
145 SETUP_IOMUX_PADS(sata_pads
);
147 for (i
= 0; i
< ARRAY_SIZE(cm_fx6_issd_gpios
); i
++) {
148 ret
= gpio_request(cm_fx6_issd_gpios
[i
], "sata");
153 ret
= gpio_request(CM_FX6_SATA_PWLOSS_INT
, "sata_pwloss_int");
160 #define CM_FX6_SATA_INIT_RETRIES 10
161 int sata_initialize(void)
165 /* Make sure this gpio has logical 0 value */
166 gpio_direction_output(CM_FX6_SATA_PWLOSS_INT
, 0);
168 cm_fx6_sata_power(1);
170 for (i
= 0; i
< CM_FX6_SATA_INIT_RETRIES
; i
++) {
173 printf("SATA setup failed: %d\n", err
);
179 err
= __sata_initialize();
183 /* There is no device on the SATA port */
184 if (sata_port_status(0, 0) == 0)
187 /* There's a device, but link not established. Retry */
196 cm_fx6_sata_power(0);
202 static int cm_fx6_setup_issd(void) { return 0; }
205 #ifdef CONFIG_SYS_I2C_MXC
206 #define I2C_PAD_CTRL (PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED | \
207 PAD_CTL_DSE_40ohm | PAD_CTL_HYS | \
208 PAD_CTL_ODE | PAD_CTL_SRE_FAST)
211 PAD_EIM_D21__I2C1_SCL
| MUX_PAD_CTRL(I2C_PAD_CTRL
),
212 PAD_EIM_D21__GPIO3_IO21
| MUX_PAD_CTRL(I2C_PAD_CTRL
),
214 PAD_EIM_D28__I2C1_SDA
| MUX_PAD_CTRL(I2C_PAD_CTRL
),
215 PAD_EIM_D28__GPIO3_IO28
| MUX_PAD_CTRL(I2C_PAD_CTRL
),
219 PAD_KEY_COL3__I2C2_SCL
| MUX_PAD_CTRL(I2C_PAD_CTRL
),
220 PAD_KEY_COL3__GPIO4_IO12
| MUX_PAD_CTRL(I2C_PAD_CTRL
),
222 PAD_KEY_ROW3__I2C2_SDA
| MUX_PAD_CTRL(I2C_PAD_CTRL
),
223 PAD_KEY_ROW3__GPIO4_IO13
| MUX_PAD_CTRL(I2C_PAD_CTRL
),
227 PAD_GPIO_3__I2C3_SCL
| MUX_PAD_CTRL(I2C_PAD_CTRL
),
228 PAD_GPIO_3__GPIO1_IO03
| MUX_PAD_CTRL(I2C_PAD_CTRL
),
230 PAD_GPIO_6__I2C3_SDA
| MUX_PAD_CTRL(I2C_PAD_CTRL
),
231 PAD_GPIO_6__GPIO1_IO06
| MUX_PAD_CTRL(I2C_PAD_CTRL
),
235 static int cm_fx6_setup_one_i2c(int busnum
, struct i2c_pads_info
*pads
)
239 ret
= setup_i2c(busnum
, CONFIG_SYS_I2C_SPEED
, 0x7f, pads
);
241 printf("Warning: I2C%d setup failed: %d\n", busnum
, ret
);
246 static int cm_fx6_setup_i2c(void)
250 /* i2c<x>_pads are wierd macro variables; we can't use an array */
251 err
= cm_fx6_setup_one_i2c(0, I2C_PADS_INFO(i2c0_pads
));
254 err
= cm_fx6_setup_one_i2c(1, I2C_PADS_INFO(i2c1_pads
));
257 err
= cm_fx6_setup_one_i2c(2, I2C_PADS_INFO(i2c2_pads
));
264 static int cm_fx6_setup_i2c(void) { return 0; }
267 #ifdef CONFIG_USB_EHCI_MX6
268 #define WEAK_PULLDOWN (PAD_CTL_PUS_100K_DOWN | \
269 PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | \
270 PAD_CTL_HYS | PAD_CTL_SRE_SLOW)
271 #define MX6_USBNC_BASEADDR 0x2184800
272 #define USBNC_USB_H1_PWR_POL (1 << 9)
274 static int cm_fx6_setup_usb_host(void)
278 err
= gpio_request(CM_FX6_USB_HUB_RST
, "usb hub rst");
282 SETUP_IOMUX_PAD(PAD_GPIO_0__USB_H1_PWR
| MUX_PAD_CTRL(NO_PAD_CTRL
));
283 SETUP_IOMUX_PAD(PAD_SD3_RST__GPIO7_IO08
| MUX_PAD_CTRL(NO_PAD_CTRL
));
288 static int cm_fx6_setup_usb_otg(void)
291 struct iomuxc
*iomux
= (struct iomuxc
*)IOMUXC_BASE_ADDR
;
293 err
= gpio_request(SB_FX6_USB_OTG_PWR
, "usb-pwr");
295 printf("USB OTG pwr gpio request failed: %d\n", err
);
299 SETUP_IOMUX_PAD(PAD_EIM_D22__GPIO3_IO22
| MUX_PAD_CTRL(NO_PAD_CTRL
));
300 SETUP_IOMUX_PAD(PAD_ENET_RX_ER__USB_OTG_ID
|
301 MUX_PAD_CTRL(WEAK_PULLDOWN
));
302 clrbits_le32(&iomux
->gpr
[1], IOMUXC_GPR1_OTG_ID_MASK
);
303 /* disable ext. charger detect, or it'll affect signal quality at dp. */
304 return gpio_direction_output(SB_FX6_USB_OTG_PWR
, 0);
307 int board_ehci_hcd_init(int port
)
310 u32
*usbnc_usb_uh1_ctrl
= (u32
*)(MX6_USBNC_BASEADDR
+ 4);
312 /* Only 1 host controller in use. port 0 is OTG & needs no attention */
316 /* Set PWR polarity to match power switch's enable polarity */
317 setbits_le32(usbnc_usb_uh1_ctrl
, USBNC_USB_H1_PWR_POL
);
318 ret
= gpio_direction_output(CM_FX6_USB_HUB_RST
, 0);
323 ret
= gpio_direction_output(CM_FX6_USB_HUB_RST
, 1);
332 int board_ehci_power(int port
, int on
)
335 return gpio_direction_output(SB_FX6_USB_OTG_PWR
, on
);
340 static int cm_fx6_setup_usb_otg(void) { return 0; }
341 static int cm_fx6_setup_usb_host(void) { return 0; }
344 #ifdef CONFIG_FEC_MXC
345 #define ENET_PAD_CTRL (PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED | \
346 PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
348 static int mx6_rgmii_rework(struct phy_device
*phydev
)
352 /* Ar8031 phy SmartEEE feature cause link status generates glitch,
353 * which cause ethernet link down/up issue, so disable SmartEEE
355 phy_write(phydev
, MDIO_DEVAD_NONE
, 0xd, 0x3);
356 phy_write(phydev
, MDIO_DEVAD_NONE
, 0xe, 0x805d);
357 phy_write(phydev
, MDIO_DEVAD_NONE
, 0xd, 0x4003);
358 val
= phy_read(phydev
, MDIO_DEVAD_NONE
, 0xe);
360 phy_write(phydev
, MDIO_DEVAD_NONE
, 0xe, val
);
362 /* To enable AR8031 ouput a 125MHz clk from CLK_25M */
363 phy_write(phydev
, MDIO_DEVAD_NONE
, 0xd, 0x7);
364 phy_write(phydev
, MDIO_DEVAD_NONE
, 0xe, 0x8016);
365 phy_write(phydev
, MDIO_DEVAD_NONE
, 0xd, 0x4007);
367 val
= phy_read(phydev
, MDIO_DEVAD_NONE
, 0xe);
370 phy_write(phydev
, MDIO_DEVAD_NONE
, 0xe, val
);
372 /* introduce tx clock delay */
373 phy_write(phydev
, MDIO_DEVAD_NONE
, 0x1d, 0x5);
374 val
= phy_read(phydev
, MDIO_DEVAD_NONE
, 0x1e);
376 phy_write(phydev
, MDIO_DEVAD_NONE
, 0x1e, val
);
381 int board_phy_config(struct phy_device
*phydev
)
383 mx6_rgmii_rework(phydev
);
385 if (phydev
->drv
->config
)
386 return phydev
->drv
->config(phydev
);
391 static iomux_v3_cfg_t
const enet_pads
[] = {
392 IOMUX_PADS(PAD_ENET_MDIO__ENET_MDIO
| MUX_PAD_CTRL(ENET_PAD_CTRL
)),
393 IOMUX_PADS(PAD_ENET_MDC__ENET_MDC
| MUX_PAD_CTRL(ENET_PAD_CTRL
)),
394 IOMUX_PADS(PAD_RGMII_TXC__RGMII_TXC
| MUX_PAD_CTRL(ENET_PAD_CTRL
)),
395 IOMUX_PADS(PAD_RGMII_TD0__RGMII_TD0
| MUX_PAD_CTRL(ENET_PAD_CTRL
)),
396 IOMUX_PADS(PAD_RGMII_TD1__RGMII_TD1
| MUX_PAD_CTRL(ENET_PAD_CTRL
)),
397 IOMUX_PADS(PAD_RGMII_TD2__RGMII_TD2
| MUX_PAD_CTRL(ENET_PAD_CTRL
)),
398 IOMUX_PADS(PAD_RGMII_TD3__RGMII_TD3
| MUX_PAD_CTRL(ENET_PAD_CTRL
)),
399 IOMUX_PADS(PAD_RGMII_RXC__RGMII_RXC
| MUX_PAD_CTRL(ENET_PAD_CTRL
)),
400 IOMUX_PADS(PAD_RGMII_RD0__RGMII_RD0
| MUX_PAD_CTRL(ENET_PAD_CTRL
)),
401 IOMUX_PADS(PAD_RGMII_RD1__RGMII_RD1
| MUX_PAD_CTRL(ENET_PAD_CTRL
)),
402 IOMUX_PADS(PAD_RGMII_RD2__RGMII_RD2
| MUX_PAD_CTRL(ENET_PAD_CTRL
)),
403 IOMUX_PADS(PAD_RGMII_RD3__RGMII_RD3
| MUX_PAD_CTRL(ENET_PAD_CTRL
)),
404 IOMUX_PADS(PAD_GPIO_0__CCM_CLKO1
| MUX_PAD_CTRL(NO_PAD_CTRL
)),
405 IOMUX_PADS(PAD_GPIO_3__CCM_CLKO2
| MUX_PAD_CTRL(NO_PAD_CTRL
)),
406 IOMUX_PADS(PAD_SD4_DAT0__GPIO2_IO08
| MUX_PAD_CTRL(0x84)),
407 IOMUX_PADS(PAD_ENET_REF_CLK__ENET_TX_CLK
|
408 MUX_PAD_CTRL(ENET_PAD_CTRL
)),
409 IOMUX_PADS(PAD_RGMII_TX_CTL__RGMII_TX_CTL
|
410 MUX_PAD_CTRL(ENET_PAD_CTRL
)),
411 IOMUX_PADS(PAD_RGMII_RX_CTL__RGMII_RX_CTL
|
412 MUX_PAD_CTRL(ENET_PAD_CTRL
)),
415 static int handle_mac_address(char *env_var
, uint eeprom_bus
)
417 unsigned char enetaddr
[6];
420 rc
= eth_getenv_enetaddr(env_var
, enetaddr
);
424 rc
= cl_eeprom_read_mac_addr(enetaddr
, eeprom_bus
);
428 if (!is_valid_ethaddr(enetaddr
))
431 return eth_setenv_enetaddr(env_var
, enetaddr
);
434 #define SB_FX6_I2C_EEPROM_BUS 0
435 #define NO_MAC_ADDR "No MAC address found for %s\n"
436 int board_eth_init(bd_t
*bis
)
440 if (handle_mac_address("ethaddr", CONFIG_SYS_I2C_EEPROM_BUS
))
441 printf(NO_MAC_ADDR
, "primary NIC");
443 if (handle_mac_address("eth1addr", SB_FX6_I2C_EEPROM_BUS
))
444 printf(NO_MAC_ADDR
, "secondary NIC");
446 SETUP_IOMUX_PADS(enet_pads
);
448 err
= gpio_request(CM_FX6_ENET_NRST
, "enet_nrst");
450 printf("Etnernet NRST gpio request failed: %d\n", err
);
451 gpio_direction_output(CM_FX6_ENET_NRST
, 0);
453 gpio_set_value(CM_FX6_ENET_NRST
, 1);
455 return cpu_eth_init(bis
);
459 #ifdef CONFIG_NAND_MXS
460 static iomux_v3_cfg_t
const nand_pads
[] = {
461 IOMUX_PADS(PAD_NANDF_CLE__NAND_CLE
| MUX_PAD_CTRL(NO_PAD_CTRL
)),
462 IOMUX_PADS(PAD_NANDF_ALE__NAND_ALE
| MUX_PAD_CTRL(NO_PAD_CTRL
)),
463 IOMUX_PADS(PAD_NANDF_CS0__NAND_CE0_B
| MUX_PAD_CTRL(NO_PAD_CTRL
)),
464 IOMUX_PADS(PAD_NANDF_RB0__NAND_READY_B
| MUX_PAD_CTRL(NO_PAD_CTRL
)),
465 IOMUX_PADS(PAD_NANDF_D0__NAND_DATA00
| MUX_PAD_CTRL(NO_PAD_CTRL
)),
466 IOMUX_PADS(PAD_NANDF_D1__NAND_DATA01
| MUX_PAD_CTRL(NO_PAD_CTRL
)),
467 IOMUX_PADS(PAD_NANDF_D2__NAND_DATA02
| MUX_PAD_CTRL(NO_PAD_CTRL
)),
468 IOMUX_PADS(PAD_NANDF_D3__NAND_DATA03
| MUX_PAD_CTRL(NO_PAD_CTRL
)),
469 IOMUX_PADS(PAD_NANDF_D4__NAND_DATA04
| MUX_PAD_CTRL(NO_PAD_CTRL
)),
470 IOMUX_PADS(PAD_NANDF_D5__NAND_DATA05
| MUX_PAD_CTRL(NO_PAD_CTRL
)),
471 IOMUX_PADS(PAD_NANDF_D6__NAND_DATA06
| MUX_PAD_CTRL(NO_PAD_CTRL
)),
472 IOMUX_PADS(PAD_NANDF_D7__NAND_DATA07
| MUX_PAD_CTRL(NO_PAD_CTRL
)),
473 IOMUX_PADS(PAD_SD4_CMD__NAND_RE_B
| MUX_PAD_CTRL(NO_PAD_CTRL
)),
474 IOMUX_PADS(PAD_SD4_CLK__NAND_WE_B
| MUX_PAD_CTRL(NO_PAD_CTRL
)),
477 static void cm_fx6_setup_gpmi_nand(void)
479 SETUP_IOMUX_PADS(nand_pads
);
480 /* Enable clock roots */
481 enable_usdhc_clk(1, 3);
482 enable_usdhc_clk(1, 4);
484 setup_gpmi_io_clk(MXC_CCM_CS2CDR_ENFC_CLK_PODF(0xf) |
485 MXC_CCM_CS2CDR_ENFC_CLK_PRED(1) |
486 MXC_CCM_CS2CDR_ENFC_CLK_SEL(0));
489 static void cm_fx6_setup_gpmi_nand(void) {}
492 #ifdef CONFIG_FSL_ESDHC
493 static struct fsl_esdhc_cfg usdhc_cfg
[3] = {
499 static enum mxc_clock usdhc_clk
[3] = {
505 int board_mmc_init(bd_t
*bis
)
509 cm_fx6_set_usdhc_iomux();
510 for (i
= 0; i
< CONFIG_SYS_FSL_USDHC_NUM
; i
++) {
511 usdhc_cfg
[i
].sdhc_clk
= mxc_get_clock(usdhc_clk
[i
]);
512 usdhc_cfg
[i
].max_bus_width
= 4;
513 fsl_esdhc_initialize(bis
, &usdhc_cfg
[i
]);
514 enable_usdhc_clk(1, i
);
521 #ifdef CONFIG_MXC_SPI
522 int cm_fx6_setup_ecspi(void)
524 cm_fx6_set_ecspi_iomux();
525 return gpio_request(CM_FX6_ECSPI_BUS0_CS0
, "ecspi_bus0_cs0");
528 int cm_fx6_setup_ecspi(void) { return 0; }
531 #ifdef CONFIG_OF_BOARD_SETUP
532 int ft_board_setup(void *blob
, bd_t
*bd
)
537 if (eth_getenv_enetaddr("ethaddr", enetaddr
)) {
538 fdt_find_and_setprop(blob
,
539 "/soc/aips-bus@02100000/ethernet@02188000",
540 "local-mac-address", enetaddr
, 6, 1);
543 if (eth_getenv_enetaddr("eth1addr", enetaddr
)) {
544 fdt_find_and_setprop(blob
, "/eth@pcie", "local-mac-address",
556 gd
->bd
->bi_boot_params
= PHYS_SDRAM_1
+ 0x100;
557 cm_fx6_setup_gpmi_nand();
559 ret
= cm_fx6_setup_ecspi();
561 printf("Warning: ECSPI setup failed: %d\n", ret
);
563 ret
= cm_fx6_setup_usb_otg();
565 printf("Warning: USB OTG setup failed: %d\n", ret
);
567 ret
= cm_fx6_setup_usb_host();
569 printf("Warning: USB host setup failed: %d\n", ret
);
572 * cm-fx6 may have iSSD not assembled and in this case it has
573 * bypasses for a (m)SATA socket on the baseboard. The socketed
574 * device is not controlled by those GPIOs. So just print a warning
575 * if the setup fails.
577 ret
= cm_fx6_setup_issd();
579 printf("Warning: iSSD setup failed: %d\n", ret
);
581 /* Warn on failure but do not abort boot */
582 ret
= cm_fx6_setup_i2c();
584 printf("Warning: I2C setup failed: %d\n", ret
);
586 cm_fx6_setup_display();
593 puts("Board: CM-FX6\n");
597 void dram_init_banksize(void)
599 gd
->bd
->bi_dram
[0].start
= PHYS_SDRAM_1
;
600 gd
->bd
->bi_dram
[1].start
= PHYS_SDRAM_2
;
602 switch (gd
->ram_size
) {
603 case 0x10000000: /* DDR_16BIT_256MB */
604 gd
->bd
->bi_dram
[0].size
= 0x10000000;
605 gd
->bd
->bi_dram
[1].size
= 0;
607 case 0x20000000: /* DDR_32BIT_512MB */
608 gd
->bd
->bi_dram
[0].size
= 0x20000000;
609 gd
->bd
->bi_dram
[1].size
= 0;
612 if (is_cpu_type(MXC_CPU_MX6SOLO
)) { /* DDR_32BIT_1GB */
613 gd
->bd
->bi_dram
[0].size
= 0x20000000;
614 gd
->bd
->bi_dram
[1].size
= 0x20000000;
615 } else { /* DDR_64BIT_1GB */
616 gd
->bd
->bi_dram
[0].size
= 0x40000000;
617 gd
->bd
->bi_dram
[1].size
= 0;
620 case 0x80000000: /* DDR_64BIT_2GB */
621 gd
->bd
->bi_dram
[0].size
= 0x40000000;
622 gd
->bd
->bi_dram
[1].size
= 0x40000000;
624 case 0xEFF00000: /* DDR_64BIT_4GB */
625 gd
->bd
->bi_dram
[0].size
= 0x70000000;
626 gd
->bd
->bi_dram
[1].size
= 0x7FF00000;
633 gd
->ram_size
= imx_ddr_size();
634 switch (gd
->ram_size
) {
641 gd
->ram_size
-= 0x100000;
644 printf("ERROR: Unsupported DRAM size 0x%lx\n", gd
->ram_size
);
651 u32
get_board_rev(void)
653 return cl_eeprom_get_board_rev();
656 static struct mxc_serial_platdata cm_fx6_mxc_serial_plat
= {
657 .reg
= (struct mxc_uart
*)UART4_BASE
,
660 U_BOOT_DEVICE(cm_fx6_serial
) = {
661 .name
= "serial_mxc",
662 .platdata
= &cm_fx6_mxc_serial_plat
,