2 * Copyright (C) 2010-2011 Freescale Semiconductor, Inc.
3 * Based on mx6qsabrelite.c file
4 * Copyright (C) 2013, Adeneo Embedded <www.adeneo-embedded.com>
5 * Leo Sartre, <lsartre@adeneo-embedded.com>
7 * SPDX-License-Identifier: GPL-2.0+
12 #include <asm/arch/clock.h>
13 #include <asm/arch/imx-regs.h>
14 #include <asm/arch/iomux.h>
15 #include <asm/arch/mx6-pins.h>
17 #include <asm/imx-common/iomux-v3.h>
18 #include <asm/imx-common/boot_mode.h>
20 #include <fsl_esdhc.h>
22 DECLARE_GLOBAL_DATA_PTR
;
24 #define UART_PAD_CTRL (PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED |\
25 PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
27 #define USDHC_PAD_CTRL (PAD_CTL_PUS_47K_UP | PAD_CTL_SPEED_LOW |\
28 PAD_CTL_DSE_80ohm | PAD_CTL_SRE_FAST | PAD_CTL_HYS)
32 gd
->ram_size
= get_ram_size((void *)PHYS_SDRAM
, PHYS_SDRAM_SIZE
);
37 iomux_v3_cfg_t
const uart2_pads
[] = {
38 MX6_PAD_EIM_D26__UART2_TXD
| MUX_PAD_CTRL(UART_PAD_CTRL
),
39 MX6_PAD_EIM_D27__UART2_RXD
| MUX_PAD_CTRL(UART_PAD_CTRL
),
42 iomux_v3_cfg_t
const usdhc2_pads
[] = {
43 MX6_PAD_SD2_CLK__USDHC2_CLK
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
44 MX6_PAD_SD2_CMD__USDHC2_CMD
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
45 MX6_PAD_SD2_DAT0__USDHC2_DAT0
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
46 MX6_PAD_SD2_DAT1__USDHC2_DAT1
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
47 MX6_PAD_SD2_DAT2__USDHC2_DAT2
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
48 MX6_PAD_SD2_DAT3__USDHC2_DAT3
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
49 MX6_PAD_GPIO_4__GPIO_1_4
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
52 iomux_v3_cfg_t
const usdhc4_pads
[] = {
53 MX6_PAD_SD4_CLK__USDHC4_CLK
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
54 MX6_PAD_SD4_CMD__USDHC4_CMD
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
55 MX6_PAD_SD4_DAT0__USDHC4_DAT0
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
56 MX6_PAD_SD4_DAT1__USDHC4_DAT1
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
57 MX6_PAD_SD4_DAT2__USDHC4_DAT2
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
58 MX6_PAD_SD4_DAT3__USDHC4_DAT3
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
59 MX6_PAD_SD4_DAT4__USDHC4_DAT4
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
60 MX6_PAD_SD4_DAT5__USDHC4_DAT5
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
61 MX6_PAD_SD4_DAT6__USDHC4_DAT6
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
62 MX6_PAD_SD4_DAT7__USDHC4_DAT7
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
63 MX6_PAD_NANDF_D6__GPIO_2_6
| MUX_PAD_CTRL(NO_PAD_CTRL
), /* CD */
66 static void setup_iomux_uart(void)
68 imx_iomux_v3_setup_multiple_pads(uart2_pads
, ARRAY_SIZE(uart2_pads
));
71 #ifdef CONFIG_FSL_ESDHC
72 struct fsl_esdhc_cfg usdhc_cfg
[] = {
77 int board_mmc_getcd(struct mmc
*mmc
)
79 struct fsl_esdhc_cfg
*cfg
= (struct fsl_esdhc_cfg
*)mmc
->priv
;
82 switch (cfg
->esdhc_base
) {
83 case USDHC2_BASE_ADDR
:
84 gpio_direction_input(IMX_GPIO_NR(1, 4));
85 ret
= !gpio_get_value(IMX_GPIO_NR(1, 4));
87 case USDHC4_BASE_ADDR
:
88 gpio_direction_input(IMX_GPIO_NR(2, 6));
89 ret
= !gpio_get_value(IMX_GPIO_NR(2, 6));
92 printf("Bad USDHC interface\n");
98 int board_mmc_init(bd_t
*bis
)
102 usdhc_cfg
[0].sdhc_clk
= mxc_get_clock(MXC_ESDHC2_CLK
);
103 usdhc_cfg
[1].sdhc_clk
= mxc_get_clock(MXC_ESDHC4_CLK
);
105 imx_iomux_v3_setup_multiple_pads(
106 usdhc2_pads
, ARRAY_SIZE(usdhc2_pads
));
107 imx_iomux_v3_setup_multiple_pads(
108 usdhc4_pads
, ARRAY_SIZE(usdhc4_pads
));
110 status
= fsl_esdhc_initialize(bis
, &usdhc_cfg
[0]) |
111 fsl_esdhc_initialize(bis
, &usdhc_cfg
[1]);
117 int board_early_init_f(void)
126 /* address of boot parameters */
127 gd
->bd
->bi_boot_params
= PHYS_SDRAM
+ 0x100;
134 puts("Board: Conga-QEVAL QMX6 Quad\n");
139 #ifdef CONFIG_CMD_BMODE
140 static const struct boot_mode board_boot_modes
[] = {
141 /* 4 bit bus width */
142 {"mmc0", MAKE_CFGVAL(0x50, 0x20, 0x00, 0x00)},
143 {"mmc1", MAKE_CFGVAL(0x50, 0x38, 0x00, 0x00)},
148 int misc_init_r(void)
150 #ifdef CONFIG_CMD_BMODE
151 add_board_boot_modes(board_boot_modes
);