2 * Copyright (C) 2013 Freescale Semiconductor, Inc.
4 * Author: Fabio Estevam <fabio.estevam@freescale.com>
6 * SPDX-License-Identifier: GPL-2.0+
9 #include <asm/arch/clock.h>
10 #include <asm/arch/iomux.h>
11 #include <asm/arch/imx-regs.h>
12 #include <asm/arch/mx6-pins.h>
13 #include <asm/arch/sys_proto.h>
15 #include <asm/imx-common/iomux-v3.h>
16 #include <asm/imx-common/mxc_i2c.h>
17 #include <asm/imx-common/spi.h>
19 #include <linux/sizes.h>
21 #include <fsl_esdhc.h>
25 #include <power/pmic.h>
26 #include <power/pfuze100_pmic.h>
27 #include "../common/pfuze.h"
29 #include <usb/ehci-fsl.h>
31 DECLARE_GLOBAL_DATA_PTR
;
33 #define UART_PAD_CTRL (PAD_CTL_PUS_100K_UP | \
34 PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | \
35 PAD_CTL_SRE_FAST | PAD_CTL_HYS)
37 #define USDHC_PAD_CTRL (PAD_CTL_PUS_22K_UP | \
38 PAD_CTL_SPEED_LOW | PAD_CTL_DSE_80ohm | \
39 PAD_CTL_SRE_FAST | PAD_CTL_HYS)
41 #define ENET_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
42 PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED | \
43 PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
45 #define SPI_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_SPEED_MED | \
46 PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST)
48 #define I2C_PAD_CTRL (PAD_CTL_PKE | PAD_CTL_PUE | \
49 PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED | \
50 PAD_CTL_DSE_40ohm | PAD_CTL_HYS | \
51 PAD_CTL_ODE | PAD_CTL_SRE_FAST)
53 #define ETH_PHY_RESET IMX_GPIO_NR(4, 21)
57 gd
->ram_size
= get_ram_size((void *)PHYS_SDRAM
, PHYS_SDRAM_SIZE
);
62 static iomux_v3_cfg_t
const uart1_pads
[] = {
63 MX6_PAD_UART1_TXD__UART1_TXD
| MUX_PAD_CTRL(UART_PAD_CTRL
),
64 MX6_PAD_UART1_RXD__UART1_RXD
| MUX_PAD_CTRL(UART_PAD_CTRL
),
67 static iomux_v3_cfg_t
const usdhc1_pads
[] = {
69 MX6_PAD_SD1_CLK__USDHC1_CLK
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
70 MX6_PAD_SD1_CMD__USDHC1_CMD
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
71 MX6_PAD_SD1_DAT0__USDHC1_DAT0
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
72 MX6_PAD_SD1_DAT1__USDHC1_DAT1
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
73 MX6_PAD_SD1_DAT2__USDHC1_DAT2
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
74 MX6_PAD_SD1_DAT3__USDHC1_DAT3
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
75 MX6_PAD_SD1_DAT4__USDHC1_DAT4
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
76 MX6_PAD_SD1_DAT5__USDHC1_DAT5
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
77 MX6_PAD_SD1_DAT6__USDHC1_DAT6
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
78 MX6_PAD_SD1_DAT7__USDHC1_DAT7
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
81 MX6_PAD_KEY_ROW7__GPIO_4_7
| MUX_PAD_CTRL(NO_PAD_CTRL
),
84 static iomux_v3_cfg_t
const usdhc2_pads
[] = {
85 MX6_PAD_SD2_CLK__USDHC2_CLK
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
86 MX6_PAD_SD2_CMD__USDHC2_CMD
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
87 MX6_PAD_SD2_DAT0__USDHC2_DAT0
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
88 MX6_PAD_SD2_DAT1__USDHC2_DAT1
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
89 MX6_PAD_SD2_DAT2__USDHC2_DAT2
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
90 MX6_PAD_SD2_DAT3__USDHC2_DAT3
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
93 MX6_PAD_SD2_DAT7__GPIO_5_0
| MUX_PAD_CTRL(NO_PAD_CTRL
),
96 static iomux_v3_cfg_t
const usdhc3_pads
[] = {
97 MX6_PAD_SD3_CLK__USDHC3_CLK
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
98 MX6_PAD_SD3_CMD__USDHC3_CMD
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
99 MX6_PAD_SD3_DAT0__USDHC3_DAT0
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
100 MX6_PAD_SD3_DAT1__USDHC3_DAT1
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
101 MX6_PAD_SD3_DAT2__USDHC3_DAT2
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
102 MX6_PAD_SD3_DAT3__USDHC3_DAT3
| MUX_PAD_CTRL(USDHC_PAD_CTRL
),
105 MX6_PAD_REF_CLK_32K__GPIO_3_22
| MUX_PAD_CTRL(NO_PAD_CTRL
),
108 static iomux_v3_cfg_t
const fec_pads
[] = {
109 MX6_PAD_FEC_MDC__FEC_MDC
| MUX_PAD_CTRL(ENET_PAD_CTRL
),
110 MX6_PAD_FEC_MDIO__FEC_MDIO
| MUX_PAD_CTRL(ENET_PAD_CTRL
),
111 MX6_PAD_FEC_CRS_DV__FEC_RX_DV
| MUX_PAD_CTRL(ENET_PAD_CTRL
),
112 MX6_PAD_FEC_RXD0__FEC_RX_DATA0
| MUX_PAD_CTRL(ENET_PAD_CTRL
),
113 MX6_PAD_FEC_RXD1__FEC_RX_DATA1
| MUX_PAD_CTRL(ENET_PAD_CTRL
),
114 MX6_PAD_FEC_TX_EN__FEC_TX_EN
| MUX_PAD_CTRL(ENET_PAD_CTRL
),
115 MX6_PAD_FEC_TXD0__FEC_TX_DATA0
| MUX_PAD_CTRL(ENET_PAD_CTRL
),
116 MX6_PAD_FEC_TXD1__FEC_TX_DATA1
| MUX_PAD_CTRL(ENET_PAD_CTRL
),
117 MX6_PAD_FEC_REF_CLK__FEC_REF_OUT
| MUX_PAD_CTRL(ENET_PAD_CTRL
),
118 MX6_PAD_FEC_RX_ER__GPIO_4_19
| MUX_PAD_CTRL(NO_PAD_CTRL
),
119 MX6_PAD_FEC_TX_CLK__GPIO_4_21
| MUX_PAD_CTRL(NO_PAD_CTRL
),
122 #ifdef CONFIG_MXC_SPI
123 static iomux_v3_cfg_t ecspi1_pads
[] = {
124 MX6_PAD_ECSPI1_MISO__ECSPI_MISO
| MUX_PAD_CTRL(SPI_PAD_CTRL
),
125 MX6_PAD_ECSPI1_MOSI__ECSPI_MOSI
| MUX_PAD_CTRL(SPI_PAD_CTRL
),
126 MX6_PAD_ECSPI1_SCLK__ECSPI_SCLK
| MUX_PAD_CTRL(SPI_PAD_CTRL
),
127 MX6_PAD_ECSPI1_SS0__GPIO4_IO11
| MUX_PAD_CTRL(NO_PAD_CTRL
),
130 int board_spi_cs_gpio(unsigned bus
, unsigned cs
)
132 return (bus
== 0 && cs
== 0) ? (IMX_GPIO_NR(4, 11)) : -1;
135 static void setup_spi(void)
137 imx_iomux_v3_setup_multiple_pads(ecspi1_pads
, ARRAY_SIZE(ecspi1_pads
));
141 static void setup_iomux_uart(void)
143 imx_iomux_v3_setup_multiple_pads(uart1_pads
, ARRAY_SIZE(uart1_pads
));
146 static void setup_iomux_fec(void)
148 imx_iomux_v3_setup_multiple_pads(fec_pads
, ARRAY_SIZE(fec_pads
));
150 /* Reset LAN8720 PHY */
151 gpio_direction_output(ETH_PHY_RESET
, 0);
153 gpio_set_value(ETH_PHY_RESET
, 1);
156 #define USDHC1_CD_GPIO IMX_GPIO_NR(4, 7)
157 #define USDHC2_CD_GPIO IMX_GPIO_NR(5, 0)
158 #define USDHC3_CD_GPIO IMX_GPIO_NR(3, 22)
160 static struct fsl_esdhc_cfg usdhc_cfg
[3] = {
162 {USDHC2_BASE_ADDR
, 0, 4},
163 {USDHC3_BASE_ADDR
, 0, 4},
166 int board_mmc_getcd(struct mmc
*mmc
)
168 struct fsl_esdhc_cfg
*cfg
= (struct fsl_esdhc_cfg
*)mmc
->priv
;
171 switch (cfg
->esdhc_base
) {
172 case USDHC1_BASE_ADDR
:
173 ret
= !gpio_get_value(USDHC1_CD_GPIO
);
175 case USDHC2_BASE_ADDR
:
176 ret
= !gpio_get_value(USDHC2_CD_GPIO
);
178 case USDHC3_BASE_ADDR
:
179 ret
= !gpio_get_value(USDHC3_CD_GPIO
);
186 int board_mmc_init(bd_t
*bis
)
191 * According to the board_mmc_init() the following map is done:
192 * (U-boot device node) (Physical Port)
197 for (i
= 0; i
< CONFIG_SYS_FSL_USDHC_NUM
; i
++) {
200 imx_iomux_v3_setup_multiple_pads(
201 usdhc1_pads
, ARRAY_SIZE(usdhc1_pads
));
202 gpio_direction_input(USDHC1_CD_GPIO
);
203 usdhc_cfg
[0].sdhc_clk
= mxc_get_clock(MXC_ESDHC_CLK
);
206 imx_iomux_v3_setup_multiple_pads(
207 usdhc2_pads
, ARRAY_SIZE(usdhc2_pads
));
208 gpio_direction_input(USDHC2_CD_GPIO
);
209 usdhc_cfg
[1].sdhc_clk
= mxc_get_clock(MXC_ESDHC2_CLK
);
212 imx_iomux_v3_setup_multiple_pads(
213 usdhc3_pads
, ARRAY_SIZE(usdhc3_pads
));
214 gpio_direction_input(USDHC3_CD_GPIO
);
215 usdhc_cfg
[2].sdhc_clk
= mxc_get_clock(MXC_ESDHC3_CLK
);
218 printf("Warning: you configured more USDHC controllers"
219 "(%d) than supported by the board\n", i
+ 1);
223 ret
= fsl_esdhc_initialize(bis
, &usdhc_cfg
[i
]);
225 printf("Warning: failed to initialize "
234 #ifdef CONFIG_SYS_I2C_MXC
235 #define PC MUX_PAD_CTRL(I2C_PAD_CTRL)
237 struct i2c_pads_info i2c_pad_info1
= {
239 .i2c_mode
= MX6_PAD_I2C1_SDA__I2C1_SDA
| PC
,
240 .gpio_mode
= MX6_PAD_I2C1_SDA__GPIO_3_13
| PC
,
241 .gp
= IMX_GPIO_NR(3, 13),
244 .i2c_mode
= MX6_PAD_I2C1_SCL__I2C1_SCL
| PC
,
245 .gpio_mode
= MX6_PAD_I2C1_SCL__GPIO_3_12
| PC
,
246 .gp
= IMX_GPIO_NR(3, 12),
250 int power_init_board(void)
254 p
= pfuze_common_init(I2C_PMIC
);
258 return pfuze_mode_init(p
, APS_PFM
);
262 #ifdef CONFIG_FEC_MXC
263 int board_eth_init(bd_t
*bis
)
267 return cpu_eth_init(bis
);
270 static int setup_fec(void)
272 struct iomuxc
*iomuxc_regs
= (struct iomuxc
*)IOMUXC_BASE_ADDR
;
274 /* clear gpr1[14], gpr1[18:17] to select anatop clock */
275 clrsetbits_le32(&iomuxc_regs
->gpr
[1], IOMUX_GPR1_FEC_MASK
, 0);
277 return enable_fec_anatop_clock(ENET_50MHZ
);
281 #ifdef CONFIG_USB_EHCI_MX6
282 #define USB_OTHERREGS_OFFSET 0x800
283 #define UCTRL_PWR_POL (1 << 9)
285 static iomux_v3_cfg_t
const usb_otg_pads
[] = {
287 MX6_PAD_KEY_COL4__USB_USBOTG1_PWR
| MUX_PAD_CTRL(NO_PAD_CTRL
),
288 MX6_PAD_EPDC_PWRCOM__ANATOP_USBOTG1_ID
| MUX_PAD_CTRL(NO_PAD_CTRL
),
290 MX6_PAD_KEY_COL5__USB_USBOTG2_PWR
| MUX_PAD_CTRL(NO_PAD_CTRL
)
293 static void setup_usb(void)
295 imx_iomux_v3_setup_multiple_pads(usb_otg_pads
,
296 ARRAY_SIZE(usb_otg_pads
));
299 int board_usb_phy_mode(int port
)
302 return USB_INIT_HOST
;
304 return usb_phy_mode(port
);
307 int board_ehci_hcd_init(int port
)
314 usbnc_usb_ctrl
= (u32
*)(USB_BASE_ADDR
+ USB_OTHERREGS_OFFSET
+
317 /* Set Power polarity */
318 setbits_le32(usbnc_usb_ctrl
, UCTRL_PWR_POL
);
324 int board_early_init_f(void)
327 #ifdef CONFIG_MXC_SPI
335 /* address of boot parameters */
336 gd
->bd
->bi_boot_params
= PHYS_SDRAM
+ 0x100;
338 #ifdef CONFIG_SYS_I2C_MXC
339 setup_i2c(0, CONFIG_SYS_I2C_SPEED
, 0x7f, &i2c_pad_info1
);
342 #ifdef CONFIG_FEC_MXC
346 #ifdef CONFIG_USB_EHCI_MX6
355 puts("Board: MX6SLEVK\n");