]> git.ipfire.org Git - people/ms/u-boot.git/blob - board/ti/am335x/board.h
odroid: remove CONFIG_DM_I2C_COMPAT config
[people/ms/u-boot.git] / board / ti / am335x / board.h
1 /*
2 * board.h
3 *
4 * TI AM335x boards information header
5 *
6 * Copyright (C) 2011, Texas Instruments, Incorporated - http://www.ti.com/
7 *
8 * SPDX-License-Identifier: GPL-2.0+
9 */
10
11 #ifndef _BOARD_H_
12 #define _BOARD_H_
13
14 /**
15 * AM335X (EMIF_4D) EMIF REG_COS_COUNT_1, REG_COS_COUNT_2, and
16 * REG_PR_OLD_COUNT values to avoid LCDC DMA FIFO underflows and Frame
17 * Synchronization Lost errors. The values are the biggest that work
18 * reliably with offered video modes and the memory subsystem on the
19 * boards. These register have are briefly documented in "7.3.3.5.2
20 * Command Starvation" section of AM335x TRM. The REG_COS_COUNT_1 and
21 * REG_COS_COUNT_2 do not have any effect on current versions of
22 * AM335x.
23 */
24 #define EMIF_OCP_CONFIG_BEAGLEBONE_BLACK 0x00141414
25 #define EMIF_OCP_CONFIG_AM335X_EVM 0x003d3d3d
26
27 static inline int board_is_bone(void)
28 {
29 return board_ti_is("A335BONE");
30 }
31
32 static inline int board_is_bone_lt(void)
33 {
34 return board_ti_is("A335BNLT");
35 }
36
37 static inline int board_is_bbg1(void)
38 {
39 return board_is_bone_lt() && !strncmp(board_ti_get_rev(), "BBG1", 4);
40 }
41
42 static inline int board_is_evm_sk(void)
43 {
44 return board_ti_is("A335X_SK");
45 }
46
47 static inline int board_is_idk(void)
48 {
49 return !strncmp(board_ti_get_config(), "SKU#02", 6);
50 }
51
52 static inline int board_is_gp_evm(void)
53 {
54 return board_ti_is("A33515BB");
55 }
56
57 static inline int board_is_evm_15_or_later(void)
58 {
59 return (board_is_gp_evm() &&
60 strncmp("1.5", board_ti_get_rev(), 3) <= 0);
61 }
62
63 static inline int board_is_icev2(void)
64 {
65 return board_ti_is("A335_ICE") && !strncmp("2", board_ti_get_rev(), 1);
66 }
67
68 /*
69 * We have three pin mux functions that must exist. We must be able to enable
70 * uart0, for initial output and i2c0 to read the main EEPROM. We then have a
71 * main pinmux function that can be overridden to enable all other pinmux that
72 * is required on the board.
73 */
74 void enable_uart0_pin_mux(void);
75 void enable_uart1_pin_mux(void);
76 void enable_uart2_pin_mux(void);
77 void enable_uart3_pin_mux(void);
78 void enable_uart4_pin_mux(void);
79 void enable_uart5_pin_mux(void);
80 void enable_i2c0_pin_mux(void);
81 void enable_board_pin_mux(void);
82 #endif