3 * Texas Instruments, <www.ti.com>
4 * Sukumar Ghorai <s-ghorai@ti.com>
6 * See file CREDITS for list of people who contributed to this
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation's version 2 of
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
36 #include <asm/arch/mmc_host_def.h>
37 #include <asm/arch/sys_proto.h>
39 /* simplify defines to OMAP_HSMMC_USE_GPIO */
40 #if (defined(CONFIG_OMAP_GPIO) && !defined(CONFIG_SPL_BUILD)) || \
41 (defined(CONFIG_SPL_BUILD) && defined(CONFIG_SPL_GPIO_SUPPORT))
42 #define OMAP_HSMMC_USE_GPIO
44 #undef OMAP_HSMMC_USE_GPIO
47 /* common definitions for all OMAPs */
48 #define SYSCTL_SRC (1 << 25)
49 #define SYSCTL_SRD (1 << 26)
51 struct omap_hsmmc_data
{
52 struct hsmmc
*base_addr
;
53 struct mmc_config cfg
;
54 #ifdef OMAP_HSMMC_USE_GPIO
60 /* If we fail after 1 second wait, something is really bad */
61 #define MAX_RETRY_MS 1000
63 static int mmc_read_data(struct hsmmc
*mmc_base
, char *buf
, unsigned int size
);
64 static int mmc_write_data(struct hsmmc
*mmc_base
, const char *buf
,
67 #ifdef OMAP_HSMMC_USE_GPIO
68 static int omap_mmc_setup_gpio_in(int gpio
, const char *label
)
72 #ifndef CONFIG_DM_GPIO
73 if (!gpio_is_valid(gpio
))
76 ret
= gpio_request(gpio
, label
);
80 ret
= gpio_direction_input(gpio
);
88 #if defined(CONFIG_OMAP44XX) && defined(CONFIG_TWL6030_POWER)
89 static void omap4_vmmc_pbias_config(struct mmc
*mmc
)
93 value
= readl((*ctrl
)->control_pbiaslite
);
94 value
&= ~(MMC1_PBIASLITE_PWRDNZ
| MMC1_PWRDNZ
);
95 writel(value
, (*ctrl
)->control_pbiaslite
);
97 twl6030_power_mmc_init();
98 value
= readl((*ctrl
)->control_pbiaslite
);
99 value
|= MMC1_PBIASLITE_VMODE
| MMC1_PBIASLITE_PWRDNZ
| MMC1_PWRDNZ
;
100 writel(value
, (*ctrl
)->control_pbiaslite
);
104 #if defined(CONFIG_OMAP54XX) && defined(CONFIG_PALMAS_POWER)
105 static void omap5_pbias_config(struct mmc
*mmc
)
109 value
= readl((*ctrl
)->control_pbias
);
110 value
&= ~SDCARD_PWRDNZ
;
111 writel(value
, (*ctrl
)->control_pbias
);
112 udelay(10); /* wait 10 us */
113 value
&= ~SDCARD_BIAS_PWRDNZ
;
114 writel(value
, (*ctrl
)->control_pbias
);
116 palmas_mmc1_poweron_ldo();
118 value
= readl((*ctrl
)->control_pbias
);
119 value
|= SDCARD_BIAS_PWRDNZ
;
120 writel(value
, (*ctrl
)->control_pbias
);
121 udelay(150); /* wait 150 us */
122 value
|= SDCARD_PWRDNZ
;
123 writel(value
, (*ctrl
)->control_pbias
);
124 udelay(150); /* wait 150 us */
128 static unsigned char mmc_board_init(struct mmc
*mmc
)
130 #if defined(CONFIG_OMAP34XX)
131 t2_t
*t2_base
= (t2_t
*)T2_BASE
;
132 struct prcm
*prcm_base
= (struct prcm
*)PRCM_BASE
;
135 pbias_lite
= readl(&t2_base
->pbias_lite
);
136 pbias_lite
&= ~(PBIASLITEPWRDNZ1
| PBIASLITEPWRDNZ0
);
137 #ifdef CONFIG_TARGET_OMAP3_CAIRO
138 /* for cairo board, we need to set up 1.8 Volt bias level on MMC1 */
139 pbias_lite
&= ~PBIASLITEVMODE0
;
141 writel(pbias_lite
, &t2_base
->pbias_lite
);
143 writel(pbias_lite
| PBIASLITEPWRDNZ1
|
144 PBIASSPEEDCTRL0
| PBIASLITEPWRDNZ0
,
145 &t2_base
->pbias_lite
);
147 writel(readl(&t2_base
->devconf0
) | MMCSDIO1ADPCLKISEL
,
150 writel(readl(&t2_base
->devconf1
) | MMCSDIO2ADPCLKISEL
,
153 /* Change from default of 52MHz to 26MHz if necessary */
154 if (!(mmc
->cfg
->host_caps
& MMC_MODE_HS_52MHz
))
155 writel(readl(&t2_base
->ctl_prog_io1
) & ~CTLPROGIO1SPEEDCTRL
,
156 &t2_base
->ctl_prog_io1
);
158 writel(readl(&prcm_base
->fclken1_core
) |
159 EN_MMC1
| EN_MMC2
| EN_MMC3
,
160 &prcm_base
->fclken1_core
);
162 writel(readl(&prcm_base
->iclken1_core
) |
163 EN_MMC1
| EN_MMC2
| EN_MMC3
,
164 &prcm_base
->iclken1_core
);
167 #if defined(CONFIG_OMAP44XX) && defined(CONFIG_TWL6030_POWER)
168 /* PBIAS config needed for MMC1 only */
169 if (mmc
->block_dev
.dev
== 0)
170 omap4_vmmc_pbias_config(mmc
);
172 #if defined(CONFIG_OMAP54XX) && defined(CONFIG_PALMAS_POWER)
173 if (mmc
->block_dev
.dev
== 0)
174 omap5_pbias_config(mmc
);
180 void mmc_init_stream(struct hsmmc
*mmc_base
)
184 writel(readl(&mmc_base
->con
) | INIT_INITSTREAM
, &mmc_base
->con
);
186 writel(MMC_CMD0
, &mmc_base
->cmd
);
187 start
= get_timer(0);
188 while (!(readl(&mmc_base
->stat
) & CC_MASK
)) {
189 if (get_timer(0) - start
> MAX_RETRY_MS
) {
190 printf("%s: timedout waiting for cc!\n", __func__
);
194 writel(CC_MASK
, &mmc_base
->stat
)
196 writel(MMC_CMD0
, &mmc_base
->cmd
)
198 start
= get_timer(0);
199 while (!(readl(&mmc_base
->stat
) & CC_MASK
)) {
200 if (get_timer(0) - start
> MAX_RETRY_MS
) {
201 printf("%s: timedout waiting for cc2!\n", __func__
);
205 writel(readl(&mmc_base
->con
) & ~INIT_INITSTREAM
, &mmc_base
->con
);
209 static int omap_hsmmc_init_setup(struct mmc
*mmc
)
211 struct hsmmc
*mmc_base
;
212 unsigned int reg_val
;
216 mmc_base
= ((struct omap_hsmmc_data
*)mmc
->priv
)->base_addr
;
219 writel(readl(&mmc_base
->sysconfig
) | MMC_SOFTRESET
,
220 &mmc_base
->sysconfig
);
221 start
= get_timer(0);
222 while ((readl(&mmc_base
->sysstatus
) & RESETDONE
) == 0) {
223 if (get_timer(0) - start
> MAX_RETRY_MS
) {
224 printf("%s: timedout waiting for cc2!\n", __func__
);
228 writel(readl(&mmc_base
->sysctl
) | SOFTRESETALL
, &mmc_base
->sysctl
);
229 start
= get_timer(0);
230 while ((readl(&mmc_base
->sysctl
) & SOFTRESETALL
) != 0x0) {
231 if (get_timer(0) - start
> MAX_RETRY_MS
) {
232 printf("%s: timedout waiting for softresetall!\n",
237 writel(DTW_1_BITMODE
| SDBP_PWROFF
| SDVS_3V0
, &mmc_base
->hctl
);
238 writel(readl(&mmc_base
->capa
) | VS30_3V0SUP
| VS18_1V8SUP
,
241 reg_val
= readl(&mmc_base
->con
) & RESERVED_MASK
;
243 writel(CTPL_MMC_SD
| reg_val
| WPP_ACTIVEHIGH
| CDP_ACTIVEHIGH
|
244 MIT_CTO
| DW8_1_4BITMODE
| MODE_FUNC
| STR_BLOCK
|
245 HR_NOHOSTRESP
| INIT_NOINIT
| NOOPENDRAIN
, &mmc_base
->con
);
248 mmc_reg_out(&mmc_base
->sysctl
, (ICE_MASK
| DTO_MASK
| CEN_MASK
),
249 (ICE_STOP
| DTO_15THDTO
| CEN_DISABLE
));
250 mmc_reg_out(&mmc_base
->sysctl
, ICE_MASK
| CLKD_MASK
,
251 (dsor
<< CLKD_OFFSET
) | ICE_OSCILLATE
);
252 start
= get_timer(0);
253 while ((readl(&mmc_base
->sysctl
) & ICS_MASK
) == ICS_NOTREADY
) {
254 if (get_timer(0) - start
> MAX_RETRY_MS
) {
255 printf("%s: timedout waiting for ics!\n", __func__
);
259 writel(readl(&mmc_base
->sysctl
) | CEN_ENABLE
, &mmc_base
->sysctl
);
261 writel(readl(&mmc_base
->hctl
) | SDBP_PWRON
, &mmc_base
->hctl
);
263 writel(IE_BADA
| IE_CERR
| IE_DEB
| IE_DCRC
| IE_DTO
| IE_CIE
|
264 IE_CEB
| IE_CCRC
| IE_CTO
| IE_BRR
| IE_BWR
| IE_TC
| IE_CC
,
267 mmc_init_stream(mmc_base
);
273 * MMC controller internal finite state machine reset
275 * Used to reset command or data internal state machines, using respectively
276 * SRC or SRD bit of SYSCTL register
278 static void mmc_reset_controller_fsm(struct hsmmc
*mmc_base
, u32 bit
)
282 mmc_reg_out(&mmc_base
->sysctl
, bit
, bit
);
285 * CMD(DAT) lines reset procedures are slightly different
286 * for OMAP3 and OMAP4(AM335x,OMAP5,DRA7xx).
287 * According to OMAP3 TRM:
288 * Set SRC(SRD) bit in MMCHS_SYSCTL register to 0x1 and wait until it
290 * According to OMAP4(AM335x,OMAP5,DRA7xx) TRMs, CMD(DATA) lines reset
291 * procedure steps must be as follows:
292 * 1. Initiate CMD(DAT) line reset by writing 0x1 to SRC(SRD) bit in
293 * MMCHS_SYSCTL register (SD_SYSCTL for AM335x).
294 * 2. Poll the SRC(SRD) bit until it is set to 0x1.
295 * 3. Wait until the SRC (SRD) bit returns to 0x0
296 * (reset procedure is completed).
298 #if defined(CONFIG_OMAP44XX) || defined(CONFIG_OMAP54XX) || \
299 defined(CONFIG_AM33XX) || defined(CONFIG_AM43XX)
300 if (!(readl(&mmc_base
->sysctl
) & bit
)) {
301 start
= get_timer(0);
302 while (!(readl(&mmc_base
->sysctl
) & bit
)) {
303 if (get_timer(0) - start
> MAX_RETRY_MS
)
308 start
= get_timer(0);
309 while ((readl(&mmc_base
->sysctl
) & bit
) != 0) {
310 if (get_timer(0) - start
> MAX_RETRY_MS
) {
311 printf("%s: timedout waiting for sysctl %x to clear\n",
318 static int omap_hsmmc_send_cmd(struct mmc
*mmc
, struct mmc_cmd
*cmd
,
319 struct mmc_data
*data
)
321 struct hsmmc
*mmc_base
;
322 unsigned int flags
, mmc_stat
;
325 mmc_base
= ((struct omap_hsmmc_data
*)mmc
->priv
)->base_addr
;
326 start
= get_timer(0);
327 while ((readl(&mmc_base
->pstate
) & (DATI_MASK
| CMDI_MASK
)) != 0) {
328 if (get_timer(0) - start
> MAX_RETRY_MS
) {
329 printf("%s: timedout waiting on cmd inhibit to clear\n",
334 writel(0xFFFFFFFF, &mmc_base
->stat
);
335 start
= get_timer(0);
336 while (readl(&mmc_base
->stat
)) {
337 if (get_timer(0) - start
> MAX_RETRY_MS
) {
338 printf("%s: timedout waiting for STAT (%x) to clear\n",
339 __func__
, readl(&mmc_base
->stat
));
345 * CMDIDX[13:8] : Command index
346 * DATAPRNT[5] : Data Present Select
347 * ENCMDIDX[4] : Command Index Check Enable
348 * ENCMDCRC[3] : Command CRC Check Enable
353 * 11 = Length 48 Check busy after response
355 /* Delay added before checking the status of frq change
356 * retry not supported by mmc.c(core file)
358 if (cmd
->cmdidx
== SD_CMD_APP_SEND_SCR
)
359 udelay(50000); /* wait 50 ms */
361 if (!(cmd
->resp_type
& MMC_RSP_PRESENT
))
363 else if (cmd
->resp_type
& MMC_RSP_136
)
364 flags
= RSP_TYPE_LGHT136
| CICE_NOCHECK
;
365 else if (cmd
->resp_type
& MMC_RSP_BUSY
)
366 flags
= RSP_TYPE_LGHT48B
;
368 flags
= RSP_TYPE_LGHT48
;
370 /* enable default flags */
371 flags
= flags
| (CMD_TYPE_NORMAL
| CICE_NOCHECK
| CCCE_NOCHECK
|
372 MSBS_SGLEBLK
| ACEN_DISABLE
| BCE_DISABLE
| DE_DISABLE
);
374 if (cmd
->resp_type
& MMC_RSP_CRC
)
376 if (cmd
->resp_type
& MMC_RSP_OPCODE
)
380 if ((cmd
->cmdidx
== MMC_CMD_READ_MULTIPLE_BLOCK
) ||
381 (cmd
->cmdidx
== MMC_CMD_WRITE_MULTIPLE_BLOCK
)) {
382 flags
|= (MSBS_MULTIBLK
| BCE_ENABLE
);
383 data
->blocksize
= 512;
384 writel(data
->blocksize
| (data
->blocks
<< 16),
387 writel(data
->blocksize
| NBLK_STPCNT
, &mmc_base
->blk
);
389 if (data
->flags
& MMC_DATA_READ
)
390 flags
|= (DP_DATA
| DDIR_READ
);
392 flags
|= (DP_DATA
| DDIR_WRITE
);
395 writel(cmd
->cmdarg
, &mmc_base
->arg
);
396 udelay(20); /* To fix "No status update" error on eMMC */
397 writel((cmd
->cmdidx
<< 24) | flags
, &mmc_base
->cmd
);
399 start
= get_timer(0);
401 mmc_stat
= readl(&mmc_base
->stat
);
402 if (get_timer(0) - start
> MAX_RETRY_MS
) {
403 printf("%s : timeout: No status update\n", __func__
);
408 if ((mmc_stat
& IE_CTO
) != 0) {
409 mmc_reset_controller_fsm(mmc_base
, SYSCTL_SRC
);
411 } else if ((mmc_stat
& ERRI_MASK
) != 0)
414 if (mmc_stat
& CC_MASK
) {
415 writel(CC_MASK
, &mmc_base
->stat
);
416 if (cmd
->resp_type
& MMC_RSP_PRESENT
) {
417 if (cmd
->resp_type
& MMC_RSP_136
) {
418 /* response type 2 */
419 cmd
->response
[3] = readl(&mmc_base
->rsp10
);
420 cmd
->response
[2] = readl(&mmc_base
->rsp32
);
421 cmd
->response
[1] = readl(&mmc_base
->rsp54
);
422 cmd
->response
[0] = readl(&mmc_base
->rsp76
);
424 /* response types 1, 1b, 3, 4, 5, 6 */
425 cmd
->response
[0] = readl(&mmc_base
->rsp10
);
429 if (data
&& (data
->flags
& MMC_DATA_READ
)) {
430 mmc_read_data(mmc_base
, data
->dest
,
431 data
->blocksize
* data
->blocks
);
432 } else if (data
&& (data
->flags
& MMC_DATA_WRITE
)) {
433 mmc_write_data(mmc_base
, data
->src
,
434 data
->blocksize
* data
->blocks
);
439 static int mmc_read_data(struct hsmmc
*mmc_base
, char *buf
, unsigned int size
)
441 unsigned int *output_buf
= (unsigned int *)buf
;
442 unsigned int mmc_stat
;
448 count
= (size
> MMCSD_SECTOR_SIZE
) ? MMCSD_SECTOR_SIZE
: size
;
452 ulong start
= get_timer(0);
454 mmc_stat
= readl(&mmc_base
->stat
);
455 if (get_timer(0) - start
> MAX_RETRY_MS
) {
456 printf("%s: timedout waiting for status!\n",
460 } while (mmc_stat
== 0);
462 if ((mmc_stat
& (IE_DTO
| IE_DCRC
| IE_DEB
)) != 0)
463 mmc_reset_controller_fsm(mmc_base
, SYSCTL_SRD
);
465 if ((mmc_stat
& ERRI_MASK
) != 0)
468 if (mmc_stat
& BRR_MASK
) {
471 writel(readl(&mmc_base
->stat
) | BRR_MASK
,
473 for (k
= 0; k
< count
; k
++) {
474 *output_buf
= readl(&mmc_base
->data
);
480 if (mmc_stat
& BWR_MASK
)
481 writel(readl(&mmc_base
->stat
) | BWR_MASK
,
484 if (mmc_stat
& TC_MASK
) {
485 writel(readl(&mmc_base
->stat
) | TC_MASK
,
493 static int mmc_write_data(struct hsmmc
*mmc_base
, const char *buf
,
496 unsigned int *input_buf
= (unsigned int *)buf
;
497 unsigned int mmc_stat
;
503 count
= (size
> MMCSD_SECTOR_SIZE
) ? MMCSD_SECTOR_SIZE
: size
;
507 ulong start
= get_timer(0);
509 mmc_stat
= readl(&mmc_base
->stat
);
510 if (get_timer(0) - start
> MAX_RETRY_MS
) {
511 printf("%s: timedout waiting for status!\n",
515 } while (mmc_stat
== 0);
517 if ((mmc_stat
& (IE_DTO
| IE_DCRC
| IE_DEB
)) != 0)
518 mmc_reset_controller_fsm(mmc_base
, SYSCTL_SRD
);
520 if ((mmc_stat
& ERRI_MASK
) != 0)
523 if (mmc_stat
& BWR_MASK
) {
526 writel(readl(&mmc_base
->stat
) | BWR_MASK
,
528 for (k
= 0; k
< count
; k
++) {
529 writel(*input_buf
, &mmc_base
->data
);
535 if (mmc_stat
& BRR_MASK
)
536 writel(readl(&mmc_base
->stat
) | BRR_MASK
,
539 if (mmc_stat
& TC_MASK
) {
540 writel(readl(&mmc_base
->stat
) | TC_MASK
,
548 static void omap_hsmmc_set_ios(struct mmc
*mmc
)
550 struct hsmmc
*mmc_base
;
551 unsigned int dsor
= 0;
554 mmc_base
= ((struct omap_hsmmc_data
*)mmc
->priv
)->base_addr
;
555 /* configue bus width */
556 switch (mmc
->bus_width
) {
558 writel(readl(&mmc_base
->con
) | DTW_8_BITMODE
,
563 writel(readl(&mmc_base
->con
) & ~DTW_8_BITMODE
,
565 writel(readl(&mmc_base
->hctl
) | DTW_4_BITMODE
,
571 writel(readl(&mmc_base
->con
) & ~DTW_8_BITMODE
,
573 writel(readl(&mmc_base
->hctl
) & ~DTW_4_BITMODE
,
578 /* configure clock with 96Mhz system clock.
580 if (mmc
->clock
!= 0) {
581 dsor
= (MMC_CLOCK_REFERENCE
* 1000000 / mmc
->clock
);
582 if ((MMC_CLOCK_REFERENCE
* 1000000) / dsor
> mmc
->clock
)
586 mmc_reg_out(&mmc_base
->sysctl
, (ICE_MASK
| DTO_MASK
| CEN_MASK
),
587 (ICE_STOP
| DTO_15THDTO
| CEN_DISABLE
));
589 mmc_reg_out(&mmc_base
->sysctl
, ICE_MASK
| CLKD_MASK
,
590 (dsor
<< CLKD_OFFSET
) | ICE_OSCILLATE
);
592 start
= get_timer(0);
593 while ((readl(&mmc_base
->sysctl
) & ICS_MASK
) == ICS_NOTREADY
) {
594 if (get_timer(0) - start
> MAX_RETRY_MS
) {
595 printf("%s: timedout waiting for ics!\n", __func__
);
599 writel(readl(&mmc_base
->sysctl
) | CEN_ENABLE
, &mmc_base
->sysctl
);
602 #ifdef OMAP_HSMMC_USE_GPIO
603 static int omap_hsmmc_getcd(struct mmc
*mmc
)
605 struct omap_hsmmc_data
*priv_data
= mmc
->priv
;
608 /* if no CD return as 1 */
609 cd_gpio
= priv_data
->cd_gpio
;
613 /* NOTE: assumes card detect signal is active-low */
614 return !gpio_get_value(cd_gpio
);
617 static int omap_hsmmc_getwp(struct mmc
*mmc
)
619 struct omap_hsmmc_data
*priv_data
= mmc
->priv
;
622 /* if no WP return as 0 */
623 wp_gpio
= priv_data
->wp_gpio
;
627 /* NOTE: assumes write protect signal is active-high */
628 return gpio_get_value(wp_gpio
);
632 static const struct mmc_ops omap_hsmmc_ops
= {
633 .send_cmd
= omap_hsmmc_send_cmd
,
634 .set_ios
= omap_hsmmc_set_ios
,
635 .init
= omap_hsmmc_init_setup
,
636 #ifdef OMAP_HSMMC_USE_GPIO
637 .getcd
= omap_hsmmc_getcd
,
638 .getwp
= omap_hsmmc_getwp
,
642 int omap_mmc_init(int dev_index
, uint host_caps_mask
, uint f_max
, int cd_gpio
,
646 struct omap_hsmmc_data
*priv_data
;
647 struct mmc_config
*cfg
;
650 priv_data
= malloc(sizeof(*priv_data
));
651 if (priv_data
== NULL
)
654 host_caps_val
= MMC_MODE_4BIT
| MMC_MODE_HS_52MHz
| MMC_MODE_HS
;
658 priv_data
->base_addr
= (struct hsmmc
*)OMAP_HSMMC1_BASE
;
660 #ifdef OMAP_HSMMC2_BASE
662 priv_data
->base_addr
= (struct hsmmc
*)OMAP_HSMMC2_BASE
;
663 #if (defined(CONFIG_OMAP44XX) || defined(CONFIG_OMAP54XX) || \
664 defined(CONFIG_DRA7XX) || defined(CONFIG_AM57XX) || \
665 defined(CONFIG_AM43XX)) && defined(CONFIG_HSMMC2_8BIT)
666 /* Enable 8-bit interface for eMMC on OMAP4/5 or DRA7XX */
667 host_caps_val
|= MMC_MODE_8BIT
;
671 #ifdef OMAP_HSMMC3_BASE
673 priv_data
->base_addr
= (struct hsmmc
*)OMAP_HSMMC3_BASE
;
674 #if (defined(CONFIG_DRA7XX) || defined(CONFIG_AM57XX)) && defined(CONFIG_HSMMC3_8BIT)
675 /* Enable 8-bit interface for eMMC on DRA7XX */
676 host_caps_val
|= MMC_MODE_8BIT
;
681 priv_data
->base_addr
= (struct hsmmc
*)OMAP_HSMMC1_BASE
;
684 #ifdef OMAP_HSMMC_USE_GPIO
685 /* on error gpio values are set to -1, which is what we want */
686 priv_data
->cd_gpio
= omap_mmc_setup_gpio_in(cd_gpio
, "mmc_cd");
687 priv_data
->wp_gpio
= omap_mmc_setup_gpio_in(wp_gpio
, "mmc_wp");
690 cfg
= &priv_data
->cfg
;
692 cfg
->name
= "OMAP SD/MMC";
693 cfg
->ops
= &omap_hsmmc_ops
;
695 cfg
->voltages
= MMC_VDD_32_33
| MMC_VDD_33_34
| MMC_VDD_165_195
;
696 cfg
->host_caps
= host_caps_val
& ~host_caps_mask
;
703 if (cfg
->host_caps
& MMC_MODE_HS
) {
704 if (cfg
->host_caps
& MMC_MODE_HS_52MHz
)
705 cfg
->f_max
= 52000000;
707 cfg
->f_max
= 26000000;
709 cfg
->f_max
= 20000000;
712 cfg
->b_max
= CONFIG_SYS_MMC_MAX_BLK_COUNT
;
714 #if defined(CONFIG_OMAP34XX)
716 * Silicon revs 2.1 and older do not support multiblock transfers.
718 if ((get_cpu_family() == CPU_OMAP34XX
) && (get_cpu_rev() <= CPU_3XX_ES21
))
721 mmc
= mmc_create(cfg
, priv_data
);