2 * Ethernet driver for TI TMS320DM644x (DaVinci) chips.
4 * Copyright (C) 2007 Sergey Kubushyn <ksi@koi8.net>
6 * Parts shamelessly stolen from TI's dm644x_emac.c. Original copyright
9 * ----------------------------------------------------------------------------
13 * TI DaVinci (DM644X) EMAC peripheral driver source for DV-EVM
15 * Copyright (C) 2005 Texas Instruments.
17 * ----------------------------------------------------------------------------
19 * This program is free software; you can redistribute it and/or modify
20 * it under the terms of the GNU General Public License as published by
21 * the Free Software Foundation; either version 2 of the License, or
22 * (at your option) any later version.
24 * This program is distributed in the hope that it will be useful,
25 * but WITHOUT ANY WARRANTY; without even the implied warranty of
26 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
27 * GNU General Public License for more details.
29 * You should have received a copy of the GNU General Public License
30 * along with this program; if not, write to the Free Software
31 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
32 * ----------------------------------------------------------------------------
35 * ver. 1.0: Sep 2005, Anant Gole - Created EMAC version for uBoot.
36 * ver 1.1: Nov 2005, Anant Gole - Extended the RX logic for multiple descriptors
44 #include <asm/arch/emac_defs.h>
47 unsigned int emac_dbg
= 0;
48 #define debug_emac(fmt,args...) if (emac_dbg) printf(fmt,##args)
50 #ifdef DAVINCI_EMAC_GIG_ENABLE
51 #define emac_gigabit_enable() davinci_eth_gigabit_enable()
53 #define emac_gigabit_enable() /* no gigabit to enable */
56 static void davinci_eth_mdio_enable(void);
58 static int gen_init_phy(int phy_addr
);
59 static int gen_is_phy_connected(int phy_addr
);
60 static int gen_get_link_speed(int phy_addr
);
61 static int gen_auto_negotiate(int phy_addr
);
63 void eth_mdio_enable(void)
65 davinci_eth_mdio_enable();
69 static volatile emac_regs
*adap_emac
= (emac_regs
*)EMAC_BASE_ADDR
;
70 static volatile ewrap_regs
*adap_ewrap
= (ewrap_regs
*)EMAC_WRAPPER_BASE_ADDR
;
71 static volatile mdio_regs
*adap_mdio
= (mdio_regs
*)EMAC_MDIO_BASE_ADDR
;
73 /* EMAC descriptors */
74 static volatile emac_desc
*emac_rx_desc
= (emac_desc
*)(EMAC_WRAPPER_RAM_ADDR
+ EMAC_RX_DESC_BASE
);
75 static volatile emac_desc
*emac_tx_desc
= (emac_desc
*)(EMAC_WRAPPER_RAM_ADDR
+ EMAC_TX_DESC_BASE
);
76 static volatile emac_desc
*emac_rx_active_head
= 0;
77 static volatile emac_desc
*emac_rx_active_tail
= 0;
78 static int emac_rx_queue_active
= 0;
80 /* Receive packet buffers */
81 static unsigned char emac_rx_buffers
[EMAC_MAX_RX_BUFFERS
* (EMAC_MAX_ETHERNET_PKT_SIZE
+ EMAC_PKT_ALIGN
)];
83 /* PHY address for a discovered PHY (0xff - not found) */
84 static volatile u_int8_t active_phy_addr
= 0xff;
88 static int davinci_eth_set_mac_addr(struct eth_device
*dev
)
94 * Set MAC Addresses & Init multicast Hash to 0 (disable any multicast
96 * Using channel 0 only - other channels are disabled
98 writel(0, &adap_emac
->MACINDEX
);
99 mac_hi
= (dev
->enetaddr
[3] << 24) |
100 (dev
->enetaddr
[2] << 16) |
101 (dev
->enetaddr
[1] << 8) |
103 mac_lo
= (dev
->enetaddr
[5] << 8) |
106 writel(mac_hi
, &adap_emac
->MACADDRHI
);
107 #if defined(DAVINCI_EMAC_VERSION2)
108 writel(mac_lo
| EMAC_MAC_ADDR_IS_VALID
| EMAC_MAC_ADDR_MATCH
,
109 &adap_emac
->MACADDRLO
);
111 writel(mac_lo
, &adap_emac
->MACADDRLO
);
114 writel(0, &adap_emac
->MACHASH1
);
115 writel(0, &adap_emac
->MACHASH2
);
117 /* Set source MAC address - REQUIRED */
118 writel(mac_hi
, &adap_emac
->MACSRCADDRHI
);
119 writel(mac_lo
, &adap_emac
->MACSRCADDRLO
);
125 static void davinci_eth_mdio_enable(void)
129 clkdiv
= (EMAC_MDIO_BUS_FREQ
/ EMAC_MDIO_CLOCK_FREQ
) - 1;
131 writel((clkdiv
& 0xff) |
132 MDIO_CONTROL_ENABLE
|
134 MDIO_CONTROL_FAULT_ENABLE
,
135 &adap_mdio
->CONTROL
);
137 while (readl(&adap_mdio
->CONTROL
) & MDIO_CONTROL_IDLE
)
142 * Tries to find an active connected PHY. Returns 1 if address if found.
143 * If no active PHY (or more than one PHY) found returns 0.
144 * Sets active_phy_addr variable.
146 static int davinci_eth_phy_detect(void)
148 u_int32_t phy_act_state
;
151 active_phy_addr
= 0xff;
153 phy_act_state
= readl(&adap_mdio
->ALIVE
) & EMAC_MDIO_PHY_MASK
;
154 if (phy_act_state
== 0)
155 return(0); /* No active PHYs */
157 debug_emac("davinci_eth_phy_detect(), ALIVE = 0x%08x\n", phy_act_state
);
159 for (i
= 0; i
< 32; i
++) {
160 if (phy_act_state
& (1 << i
)) {
161 if (phy_act_state
& ~(1 << i
))
162 return(0); /* More than one PHY */
170 return(0); /* Just to make GCC happy */
174 /* Read a PHY register via MDIO inteface. Returns 1 on success, 0 otherwise */
175 int davinci_eth_phy_read(u_int8_t phy_addr
, u_int8_t reg_num
, u_int16_t
*data
)
179 while (readl(&adap_mdio
->USERACCESS0
) & MDIO_USERACCESS0_GO
)
182 writel(MDIO_USERACCESS0_GO
|
183 MDIO_USERACCESS0_WRITE_READ
|
184 ((reg_num
& 0x1f) << 21) |
185 ((phy_addr
& 0x1f) << 16),
186 &adap_mdio
->USERACCESS0
);
188 /* Wait for command to complete */
189 while ((tmp
= readl(&adap_mdio
->USERACCESS0
)) & MDIO_USERACCESS0_GO
)
192 if (tmp
& MDIO_USERACCESS0_ACK
) {
193 *data
= tmp
& 0xffff;
201 /* Write to a PHY register via MDIO inteface. Blocks until operation is complete. */
202 int davinci_eth_phy_write(u_int8_t phy_addr
, u_int8_t reg_num
, u_int16_t data
)
205 while (readl(&adap_mdio
->USERACCESS0
) & MDIO_USERACCESS0_GO
)
208 writel(MDIO_USERACCESS0_GO
|
209 MDIO_USERACCESS0_WRITE_WRITE
|
210 ((reg_num
& 0x1f) << 21) |
211 ((phy_addr
& 0x1f) << 16) |
213 &adap_mdio
->USERACCESS0
);
215 /* Wait for command to complete */
216 while (readl(&adap_mdio
->USERACCESS0
) & MDIO_USERACCESS0_GO
)
222 /* PHY functions for a generic PHY */
223 static int gen_init_phy(int phy_addr
)
227 if (gen_get_link_speed(phy_addr
)) {
228 /* Try another time */
229 ret
= gen_get_link_speed(phy_addr
);
235 static int gen_is_phy_connected(int phy_addr
)
239 return(davinci_eth_phy_read(phy_addr
, PHY_PHYIDR1
, &dummy
));
242 static int gen_get_link_speed(int phy_addr
)
246 if (davinci_eth_phy_read(phy_addr
, MII_STATUS_REG
, &tmp
) && (tmp
& 0x04))
252 static int gen_auto_negotiate(int phy_addr
)
256 if (!davinci_eth_phy_read(phy_addr
, PHY_BMCR
, &tmp
))
259 /* Restart Auto_negotiation */
260 tmp
|= PHY_BMCR_AUTON
;
261 davinci_eth_phy_write(phy_addr
, PHY_BMCR
, tmp
);
263 /*check AutoNegotiate complete */
265 if (!davinci_eth_phy_read(phy_addr
, PHY_BMSR
, &tmp
))
268 if (!(tmp
& PHY_BMSR_AUTN_COMP
))
271 return(gen_get_link_speed(phy_addr
));
273 /* End of generic PHY functions */
276 #if defined(CONFIG_MII) || defined(CONFIG_CMD_MII)
277 static int davinci_mii_phy_read(const char *devname
, unsigned char addr
, unsigned char reg
, unsigned short *value
)
279 return(davinci_eth_phy_read(addr
, reg
, value
) ? 0 : 1);
282 static int davinci_mii_phy_write(const char *devname
, unsigned char addr
, unsigned char reg
, unsigned short value
)
284 return(davinci_eth_phy_write(addr
, reg
, value
) ? 0 : 1);
288 static void __attribute__((unused
)) davinci_eth_gigabit_enable(void)
292 if (davinci_eth_phy_read(EMAC_MDIO_PHY_NUM
, 0, &data
)) {
293 if (data
& (1 << 6)) { /* speed selection MSB */
295 * Check if link detected is giga-bit
296 * If Gigabit mode detected, enable gigbit in MAC
298 writel(EMAC_MACCONTROL_GIGFORCE
|
299 EMAC_MACCONTROL_GIGABIT_ENABLE
,
300 &adap_emac
->MACCONTROL
);
305 /* Eth device open */
306 static int davinci_eth_open(struct eth_device
*dev
, bd_t
*bis
)
309 u_int32_t clkdiv
, cnt
;
310 volatile emac_desc
*rx_desc
;
312 debug_emac("+ emac_open\n");
314 /* Reset EMAC module and disable interrupts in wrapper */
315 writel(1, &adap_emac
->SOFTRESET
);
316 while (readl(&adap_emac
->SOFTRESET
) != 0)
318 #if defined(DAVINCI_EMAC_VERSION2)
319 writel(1, &adap_ewrap
->softrst
);
320 while (readl(&adap_ewrap
->softrst
) != 0)
323 writel(0, &adap_ewrap
->EWCTL
);
324 for (cnt
= 0; cnt
< 5; cnt
++) {
325 clkdiv
= readl(&adap_ewrap
->EWCTL
);
329 rx_desc
= emac_rx_desc
;
331 writel(1, &adap_emac
->TXCONTROL
);
332 writel(1, &adap_emac
->RXCONTROL
);
334 davinci_eth_set_mac_addr(dev
);
336 /* Set DMA 8 TX / 8 RX Head pointers to 0 */
337 addr
= &adap_emac
->TX0HDP
;
338 for(cnt
= 0; cnt
< 16; cnt
++)
341 addr
= &adap_emac
->RX0HDP
;
342 for(cnt
= 0; cnt
< 16; cnt
++)
345 /* Clear Statistics (do this before setting MacControl register) */
346 addr
= &adap_emac
->RXGOODFRAMES
;
347 for(cnt
= 0; cnt
< EMAC_NUM_STATS
; cnt
++)
350 /* No multicast addressing */
351 writel(0, &adap_emac
->MACHASH1
);
352 writel(0, &adap_emac
->MACHASH2
);
354 /* Create RX queue and set receive process in place */
355 emac_rx_active_head
= emac_rx_desc
;
356 for (cnt
= 0; cnt
< EMAC_MAX_RX_BUFFERS
; cnt
++) {
357 rx_desc
->next
= (u_int32_t
)(rx_desc
+ 1);
358 rx_desc
->buffer
= &emac_rx_buffers
[cnt
* (EMAC_MAX_ETHERNET_PKT_SIZE
+ EMAC_PKT_ALIGN
)];
359 rx_desc
->buff_off_len
= EMAC_MAX_ETHERNET_PKT_SIZE
;
360 rx_desc
->pkt_flag_len
= EMAC_CPPI_OWNERSHIP_BIT
;
364 /* Finalize the rx desc list */
367 emac_rx_active_tail
= rx_desc
;
368 emac_rx_queue_active
= 1;
371 writel(EMAC_MAX_ETHERNET_PKT_SIZE
, &adap_emac
->RXMAXLEN
);
372 writel(0, &adap_emac
->RXBUFFEROFFSET
);
375 * No fancy configs - Use this for promiscous debug
376 * - EMAC_RXMBPENABLE_RXCAFEN_ENABLE
378 writel(EMAC_RXMBPENABLE_RXBROADEN
, &adap_emac
->RXMBPENABLE
);
380 /* Enable ch 0 only */
381 writel(1, &adap_emac
->RXUNICASTSET
);
383 /* Enable MII interface and Full duplex mode */
384 #ifdef CONFIG_SOC_DA8XX
385 writel((EMAC_MACCONTROL_MIIEN_ENABLE
|
386 EMAC_MACCONTROL_FULLDUPLEX_ENABLE
|
387 EMAC_MACCONTROL_RMIISPEED_100
),
388 &adap_emac
->MACCONTROL
);
390 writel((EMAC_MACCONTROL_MIIEN_ENABLE
|
391 EMAC_MACCONTROL_FULLDUPLEX_ENABLE
),
392 &adap_emac
->MACCONTROL
);
395 /* Init MDIO & get link state */
396 clkdiv
= (EMAC_MDIO_BUS_FREQ
/ EMAC_MDIO_CLOCK_FREQ
) - 1;
397 writel((clkdiv
& 0xff) | MDIO_CONTROL_ENABLE
| MDIO_CONTROL_FAULT
,
398 &adap_mdio
->CONTROL
);
400 /* We need to wait for MDIO to start */
403 if (!phy
.get_link_speed(active_phy_addr
))
406 emac_gigabit_enable();
408 /* Start receive process */
409 writel((u_int32_t
)emac_rx_desc
, &adap_emac
->RX0HDP
);
411 debug_emac("- emac_open\n");
416 /* EMAC Channel Teardown */
417 static void davinci_eth_ch_teardown(int ch
)
422 debug_emac("+ emac_ch_teardown\n");
424 if (ch
== EMAC_CH_TX
) {
425 /* Init TX channel teardown */
426 writel(1, &adap_emac
->TXTEARDOWN
);
429 * Wait here for Tx teardown completion interrupt to
430 * occur. Note: A task delay can be called here to pend
431 * rather than occupying CPU cycles - anyway it has
432 * been found that teardown takes very few cpu cycles
433 * and does not affect functionality
439 cnt
= readl(&adap_emac
->TX0CP
);
440 } while (cnt
!= 0xfffffffc);
441 writel(cnt
, &adap_emac
->TX0CP
);
442 writel(0, &adap_emac
->TX0HDP
);
444 /* Init RX channel teardown */
445 writel(1, &adap_emac
->RXTEARDOWN
);
448 * Wait here for Rx teardown completion interrupt to
449 * occur. Note: A task delay can be called here to pend
450 * rather than occupying CPU cycles - anyway it has
451 * been found that teardown takes very few cpu cycles
452 * and does not affect functionality
458 cnt
= readl(&adap_emac
->RX0CP
);
459 } while (cnt
!= 0xfffffffc);
460 writel(cnt
, &adap_emac
->RX0CP
);
461 writel(0, &adap_emac
->RX0HDP
);
464 debug_emac("- emac_ch_teardown\n");
467 /* Eth device close */
468 static void davinci_eth_close(struct eth_device
*dev
)
470 debug_emac("+ emac_close\n");
472 davinci_eth_ch_teardown(EMAC_CH_TX
); /* TX Channel teardown */
473 davinci_eth_ch_teardown(EMAC_CH_RX
); /* RX Channel teardown */
475 /* Reset EMAC module and disable interrupts in wrapper */
476 writel(1, &adap_emac
->SOFTRESET
);
477 #if defined(DAVINCI_EMAC_VERSION2)
478 writel(1, &adap_ewrap
->softrst
);
480 writel(0, &adap_ewrap
->EWCTL
);
483 debug_emac("- emac_close\n");
486 static int tx_send_loop
= 0;
489 * This function sends a single packet on the network and returns
490 * positive number (number of bytes transmitted) or negative for error
492 static int davinci_eth_send_packet (struct eth_device
*dev
,
493 volatile void *packet
, int length
)
499 /* Return error if no link */
500 if (!phy
.get_link_speed (active_phy_addr
)) {
501 printf ("WARN: emac_send_packet: No link\n");
505 emac_gigabit_enable();
507 /* Check packet size and if < EMAC_MIN_ETHERNET_PKT_SIZE, pad it up */
508 if (length
< EMAC_MIN_ETHERNET_PKT_SIZE
) {
509 length
= EMAC_MIN_ETHERNET_PKT_SIZE
;
512 /* Populate the TX descriptor */
513 emac_tx_desc
->next
= 0;
514 emac_tx_desc
->buffer
= (u_int8_t
*) packet
;
515 emac_tx_desc
->buff_off_len
= (length
& 0xffff);
516 emac_tx_desc
->pkt_flag_len
= ((length
& 0xffff) |
518 EMAC_CPPI_OWNERSHIP_BIT
|
520 /* Send the packet */
521 writel((unsigned long)emac_tx_desc
, &adap_emac
->TX0HDP
);
523 /* Wait for packet to complete or link down */
525 if (!phy
.get_link_speed (active_phy_addr
)) {
526 davinci_eth_ch_teardown (EMAC_CH_TX
);
530 emac_gigabit_enable();
532 if (readl(&adap_emac
->TXINTSTATRAW
) & 0x01) {
543 * This function handles receipt of a packet from the network
545 static int davinci_eth_rcv_packet (struct eth_device
*dev
)
547 volatile emac_desc
*rx_curr_desc
;
548 volatile emac_desc
*curr_desc
;
549 volatile emac_desc
*tail_desc
;
550 int status
, ret
= -1;
552 rx_curr_desc
= emac_rx_active_head
;
553 status
= rx_curr_desc
->pkt_flag_len
;
554 if ((rx_curr_desc
) && ((status
& EMAC_CPPI_OWNERSHIP_BIT
) == 0)) {
555 if (status
& EMAC_CPPI_RX_ERROR_FRAME
) {
556 /* Error in packet - discard it and requeue desc */
557 printf ("WARN: emac_rcv_pkt: Error in packet\n");
559 NetReceive (rx_curr_desc
->buffer
,
560 (rx_curr_desc
->buff_off_len
& 0xffff));
561 ret
= rx_curr_desc
->buff_off_len
& 0xffff;
564 /* Ack received packet descriptor */
565 writel((unsigned long)rx_curr_desc
, &adap_emac
->RX0CP
);
566 curr_desc
= rx_curr_desc
;
567 emac_rx_active_head
=
568 (volatile emac_desc
*) rx_curr_desc
->next
;
570 if (status
& EMAC_CPPI_EOQ_BIT
) {
571 if (emac_rx_active_head
) {
572 writel((unsigned long)emac_rx_active_head
,
575 emac_rx_queue_active
= 0;
576 printf ("INFO:emac_rcv_packet: RX Queue not active\n");
580 /* Recycle RX descriptor */
581 rx_curr_desc
->buff_off_len
= EMAC_MAX_ETHERNET_PKT_SIZE
;
582 rx_curr_desc
->pkt_flag_len
= EMAC_CPPI_OWNERSHIP_BIT
;
583 rx_curr_desc
->next
= 0;
585 if (emac_rx_active_head
== 0) {
586 printf ("INFO: emac_rcv_pkt: active queue head = 0\n");
587 emac_rx_active_head
= curr_desc
;
588 emac_rx_active_tail
= curr_desc
;
589 if (emac_rx_queue_active
!= 0) {
590 writel((unsigned long)emac_rx_active_head
,
592 printf ("INFO: emac_rcv_pkt: active queue head = 0, HDP fired\n");
593 emac_rx_queue_active
= 1;
596 tail_desc
= emac_rx_active_tail
;
597 emac_rx_active_tail
= curr_desc
;
598 tail_desc
->next
= (unsigned int) curr_desc
;
599 status
= tail_desc
->pkt_flag_len
;
600 if (status
& EMAC_CPPI_EOQ_BIT
) {
601 writel((unsigned long)curr_desc
,
603 status
&= ~EMAC_CPPI_EOQ_BIT
;
604 tail_desc
->pkt_flag_len
= status
;
613 * This function initializes the emac hardware. It does NOT initialize
614 * EMAC modules power or pin multiplexors, that is done by board_init()
615 * much earlier in bootup process. Returns 1 on success, 0 otherwise.
617 int davinci_emac_initialize(void)
622 struct eth_device
*dev
;
624 dev
= malloc(sizeof *dev
);
629 memset(dev
, 0, sizeof *dev
);
632 dev
->init
= davinci_eth_open
;
633 dev
->halt
= davinci_eth_close
;
634 dev
->send
= davinci_eth_send_packet
;
635 dev
->recv
= davinci_eth_rcv_packet
;
636 dev
->write_hwaddr
= davinci_eth_set_mac_addr
;
640 davinci_eth_mdio_enable();
642 for (i
= 0; i
< 256; i
++) {
643 if (readl(&adap_mdio
->ALIVE
))
649 printf("No ETH PHY detected!!!\n");
653 /* Find if a PHY is connected and get it's address */
654 if (!davinci_eth_phy_detect())
657 /* Get PHY ID and initialize phy_ops for a detected PHY */
658 if (!davinci_eth_phy_read(active_phy_addr
, PHY_PHYIDR1
, &tmp
)) {
659 active_phy_addr
= 0xff;
663 phy_id
= (tmp
<< 16) & 0xffff0000;
665 if (!davinci_eth_phy_read(active_phy_addr
, PHY_PHYIDR2
, &tmp
)) {
666 active_phy_addr
= 0xff;
670 phy_id
|= tmp
& 0x0000ffff;
674 sprintf(phy
.name
, "LXT972 @ 0x%02x", active_phy_addr
);
675 phy
.init
= lxt972_init_phy
;
676 phy
.is_phy_connected
= lxt972_is_phy_connected
;
677 phy
.get_link_speed
= lxt972_get_link_speed
;
678 phy
.auto_negotiate
= lxt972_auto_negotiate
;
681 sprintf(phy
.name
, "DP83848 @ 0x%02x", active_phy_addr
);
682 phy
.init
= dp83848_init_phy
;
683 phy
.is_phy_connected
= dp83848_is_phy_connected
;
684 phy
.get_link_speed
= dp83848_get_link_speed
;
685 phy
.auto_negotiate
= dp83848_auto_negotiate
;
688 sprintf(phy
.name
, "GENERIC @ 0x%02x", active_phy_addr
);
689 phy
.init
= gen_init_phy
;
690 phy
.is_phy_connected
= gen_is_phy_connected
;
691 phy
.get_link_speed
= gen_get_link_speed
;
692 phy
.auto_negotiate
= gen_auto_negotiate
;
695 printf("Ethernet PHY: %s\n", phy
.name
);
697 miiphy_register(phy
.name
, davinci_mii_phy_read
, davinci_mii_phy_write
);