]>
git.ipfire.org Git - people/ms/u-boot.git/blob - drivers/usb/host/xhci-omap.c
2 * OMAP USB HOST xHCI Controller
5 * Texas Instruments, <www.ti.com>
7 * Author: Dan Murphy <dmurphy@ti.com>
9 * SPDX-License-Identifier: GPL-2.0+
14 #include <linux/errno.h>
15 #include <asm/omap_common.h>
16 #include <asm/arch/cpu.h>
17 #include <asm/arch/sys_proto.h>
19 #include <linux/compat.h>
20 #include <linux/usb/dwc3.h>
21 #include <linux/usb/xhci-omap.h>
25 /* Declare global data pointer */
26 DECLARE_GLOBAL_DATA_PTR
;
28 static struct omap_xhci omap
;
30 static int omap_xhci_core_init(struct omap_xhci
*omap
)
35 omap_enable_phy(omap
);
37 ret
= dwc3_core_init(omap
->dwc3_reg
);
39 debug("%s:failed to initialize core\n", __func__
);
43 /* We are hard-coding DWC3 core to Host Mode */
44 dwc3_set_mode(omap
->dwc3_reg
, DWC3_GCTL_PRTCAP_HOST
);
49 static void omap_xhci_core_exit(struct omap_xhci
*omap
)
54 int xhci_hcd_init(int index
, struct xhci_hccr
**hccr
, struct xhci_hcor
**hcor
)
56 struct omap_xhci
*ctx
= &omap
;
59 ctx
->hcd
= (struct xhci_hccr
*)OMAP_XHCI_BASE
;
60 ctx
->dwc3_reg
= (struct dwc3
*)((char *)(ctx
->hcd
) + DWC3_REG_OFFSET
);
61 ctx
->usb3_phy
= (struct omap_usb3_phy
*)OMAP_OCP1_SCP_BASE
;
62 ctx
->otg_wrapper
= (struct omap_dwc_wrapper
*)OMAP_OTG_WRAPPER_BASE
;
64 ret
= board_usb_init(index
, USB_INIT_HOST
);
66 puts("Failed to initialize board for USB\n");
70 ret
= omap_xhci_core_init(ctx
);
72 puts("Failed to initialize xhci\n");
76 *hccr
= (struct xhci_hccr
*)(OMAP_XHCI_BASE
);
77 *hcor
= (struct xhci_hcor
*)((uint32_t) *hccr
78 + HC_LENGTH(xhci_readl(&(*hccr
)->cr_capbase
)));
80 debug("omap-xhci: init hccr %x and hcor %x hc_length %d\n",
81 (uint32_t)*hccr
, (uint32_t)*hcor
,
82 (uint32_t)HC_LENGTH(xhci_readl(&(*hccr
)->cr_capbase
)));
87 void xhci_hcd_stop(int index
)
89 struct omap_xhci
*ctx
= &omap
;
91 omap_xhci_core_exit(ctx
);
92 board_usb_cleanup(index
, USB_INIT_HOST
);