]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/PIP405.h
stdio/device: rework function naming convention
[people/ms/u-boot.git] / include / configs / PIP405.h
1 /*
2 * (C) Copyright 2001
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24 /*
25 * board/config.h - configuration options, board specific
26 */
27
28 #ifndef __CONFIG_H
29 #define __CONFIG_H
30
31 /***********************************************************
32 * High Level Configuration Options
33 * (easy to change)
34 ***********************************************************/
35 #define CONFIG_405GP 1 /* This is a PPC405 CPU */
36 #define CONFIG_4xx 1 /* ...member of PPC4xx family */
37 #define CONFIG_PIP405 1 /* ...on a PIP405 board */
38 /***********************************************************
39 * Clock
40 ***********************************************************/
41 #define CONFIG_SYS_CLK_FREQ 33000000 /* external frequency to pll */
42
43
44 /*
45 * BOOTP options
46 */
47 #define CONFIG_BOOTP_BOOTFILESIZE
48 #define CONFIG_BOOTP_BOOTPATH
49 #define CONFIG_BOOTP_GATEWAY
50 #define CONFIG_BOOTP_HOSTNAME
51
52
53 /*
54 * Command line configuration.
55 */
56 #include <config_cmd_default.h>
57
58 #define CONFIG_CMD_IDE
59 #define CONFIG_CMD_DHCP
60 #define CONFIG_CMD_PCI
61 #define CONFIG_CMD_CACHE
62 #define CONFIG_CMD_IRQ
63 #define CONFIG_CMD_EEPROM
64 #define CONFIG_CMD_I2C
65 #define CONFIG_CMD_REGINFO
66 #define CONFIG_CMD_FDC
67 #define CONFIG_CMD_SCSI
68 #define CONFIG_CMD_FAT
69 #define CONFIG_CMD_DATE
70 #define CONFIG_CMD_ELF
71 #define CONFIG_CMD_USB
72 #define CONFIG_CMD_MII
73 #define CONFIG_CMD_SDRAM
74 #define CONFIG_CMD_DOC
75 #define CONFIG_CMD_PING
76 #define CONFIG_CMD_SAVES
77 #define CONFIG_CMD_BSP
78
79
80 #define CONFIG_NAND_LEGACY
81
82 #define CONFIG_SYS_HUSH_PARSER
83 #define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
84 /**************************************************************
85 * I2C Stuff:
86 * the PIP405 is equiped with an Atmel 24C128/256 EEPROM at address
87 * 0x53.
88 * Caution: on the same bus is the SPD (Serial Presens Detect
89 * EEPROM of the SDRAM
90 * The Atmel EEPROM uses 16Bit addressing.
91 ***************************************************************/
92 #define CONFIG_HARD_I2C /* I2c with hardware support */
93 #define CONFIG_SYS_I2C_SPEED 50000 /* I2C speed and slave address */
94 #define CONFIG_SYS_I2C_SLAVE 0x7F
95
96 #define CONFIG_SYS_I2C_EEPROM_ADDR 0x53
97 #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
98 #define CONFIG_ENV_IS_IN_EEPROM 1 /* use EEPROM for environment vars */
99 #define CONFIG_ENV_OFFSET 0x000 /* environment starts at the beginning of the EEPROM */
100 #define CONFIG_ENV_SIZE 0x800 /* 2 kBytes may be used for env vars */
101
102 #undef CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW
103 #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 6 /* The Atmel 24C128/256 has */
104 /* 64 byte page write mode using*/
105 /* last 6 bits of the address */
106 #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */
107
108
109 /***************************************************************
110 * Definitions for Serial Presence Detect EEPROM address
111 * (to get SDRAM settings)
112 ***************************************************************/
113 #define SPD_EEPROM_ADDRESS 0x50
114
115 #define CONFIG_BOARD_EARLY_INIT_F
116 /**************************************************************
117 * Environment definitions
118 **************************************************************/
119 #define CONFIG_BAUDRATE 9600 /* STD Baudrate */
120
121
122 #define CONFIG_BOOTDELAY 5
123 /* autoboot (do NOT change this set environment variable "bootdelay" to -1 instead) */
124 /* #define CONFIG_BOOT_RETRY_TIME -10 /XXX* feature is available but not enabled */
125 #define CONFIG_ZERO_BOOTDELAY_CHECK /* check console even if bootdelay = 0 */
126
127
128 #define CONFIG_BOOTCOMMAND "diskboot 400000 0:1; bootm" /* autoboot command */
129 #define CONFIG_BOOTARGS "console=ttyS0,9600 root=/dev/hda5" /* boot arguments */
130
131 #define CONFIG_IPADDR 10.0.0.100
132 #define CONFIG_SERVERIP 10.0.0.1
133 #define CONFIG_PREBOOT
134 /***************************************************************
135 * defines if the console is stored in the environment
136 ***************************************************************/
137 #define CONFIG_SYS_CONSOLE_IS_IN_ENV /* stdin, stdout and stderr are in evironment */
138 /***************************************************************
139 * defines if an overwrite_console function exists
140 *************************************************************/
141 #define CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE
142 #define CONFIG_SYS_CONSOLE_INFO_QUIET
143 /***************************************************************
144 * defines if the overwrite_console should be stored in the
145 * environment
146 **************************************************************/
147 #undef CONFIG_SYS_CONSOLE_ENV_OVERWRITE
148
149 /**************************************************************
150 * loads config
151 *************************************************************/
152 #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
153 #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
154
155 #define CONFIG_MISC_INIT_R
156 /***********************************************************
157 * Miscellaneous configurable options
158 **********************************************************/
159 #define CONFIG_SYS_LONGHELP /* undef to save memory */
160 #define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
161 #if defined(CONFIG_CMD_KGDB)
162 #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
163 #else
164 #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
165 #endif
166 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
167 #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
168 #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
169
170 #define CONFIG_SYS_MEMTEST_START 0x0100000 /* memtest works on */
171 #define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 1 ... 12 MB in DRAM */
172
173 #undef CONFIG_SYS_EXT_SERIAL_CLOCK /* no external serial clock used */
174 #define CONFIG_SYS_BASE_BAUD 691200
175
176 /* The following table includes the supported baudrates */
177 #define CONFIG_SYS_BAUDRATE_TABLE \
178 { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, \
179 57600, 115200, 230400, 460800, 921600 }
180
181 #define CONFIG_SYS_LOAD_ADDR 0x400000 /* default load address */
182 #define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_into (bd_t) */
183
184 #define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
185
186 /*-----------------------------------------------------------------------
187 * PCI stuff
188 *-----------------------------------------------------------------------
189 */
190 #define PCI_HOST_ADAPTER 0 /* configure ar pci adapter */
191 #define PCI_HOST_FORCE 1 /* configure as pci host */
192 #define PCI_HOST_AUTO 2 /* detected via arbiter enable */
193
194 #define CONFIG_PCI /* include pci support */
195 #define CONFIG_PCI_HOST PCI_HOST_FORCE /* configure as pci-host */
196 #define CONFIG_PCI_PNP /* pci plug-and-play */
197 /* resource configuration */
198 #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x0000 /* PCI Vendor ID: to-do!!! */
199 #define CONFIG_SYS_PCI_SUBSYS_DEVICEID 0x0000 /* PCI Device ID: to-do!!! */
200 #define CONFIG_SYS_PCI_PTM1LA 0x00000000 /* point to sdram */
201 #define CONFIG_SYS_PCI_PTM1MS 0x80000001 /* 2GB, enable hard-wired to 1 */
202 #define CONFIG_SYS_PCI_PTM1PCI 0x00000000 /* Host: use this pci address */
203 #define CONFIG_SYS_PCI_PTM2LA 0x00000000 /* disabled */
204 #define CONFIG_SYS_PCI_PTM2MS 0x00000000 /* disabled */
205 #define CONFIG_SYS_PCI_PTM2PCI 0x00000000 /* Host: use this pci address */
206
207 /*-----------------------------------------------------------------------
208 * Start addresses for the final memory configuration
209 * (Set up by the startup code)
210 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
211 */
212 #define CONFIG_SYS_SDRAM_BASE 0x00000000
213 #define CONFIG_SYS_FLASH_BASE 0xFFF80000
214 #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
215 #define CONFIG_SYS_MONITOR_LEN (512 * 1024) /* Reserve 512 kB for Monitor */
216 #define CONFIG_SYS_MALLOC_LEN (1024 * 1024) /* Reserve 1024 kB for malloc() */
217
218 /*
219 * For booting Linux, the board info and command line data
220 * have to be in the first 8 MB of memory, since this is
221 * the maximum mapped by the Linux kernel during initialization.
222 */
223 #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
224 /*-----------------------------------------------------------------------
225 * FLASH organization
226 */
227 #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
228 #define CONFIG_SYS_MAX_FLASH_SECT 256 /* max number of sectors on one chip */
229
230 #define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
231 #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
232
233 /*
234 * Init Memory Controller:
235 */
236 #define FLASH_MAX_SIZE 0x00800000 /* 8MByte max */
237 #define FLASH_BASE_PRELIM 0xFF800000 /* open the flash CS */
238 /* Size: 0=1MB, 1=2MB, 2=4MB, 3=8MB, 4=16MB, 5=32MB, 6=64MB, 7=128MB */
239 #define FLASH_SIZE_PRELIM 3 /* maximal flash FLASH size bank #0 */
240
241 #define CONFIG_BOARD_EARLY_INIT_F
242
243 /* Configuration Port location */
244 #define CONFIG_PORT_ADDR 0xF4000000
245 #define MULTI_PURPOSE_SOCKET_ADDR 0xF8000000
246
247
248 /*-----------------------------------------------------------------------
249 * Definitions for initial stack pointer and data area (in On Chip SRAM)
250 */
251 #define CONFIG_SYS_TEMP_STACK_OCM 1
252 #define CONFIG_SYS_OCM_DATA_ADDR 0xF0000000
253 #define CONFIG_SYS_OCM_DATA_SIZE 0x1000
254 #define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* inside of On Chip SRAM */
255 #define CONFIG_SYS_INIT_RAM_END CONFIG_SYS_OCM_DATA_SIZE /* End of On Chip SRAM */
256 #define CONFIG_SYS_GBL_DATA_SIZE 64 /* size in bytes reserved for initial data */
257 #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
258 #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
259
260 /*
261 * Internal Definitions
262 *
263 * Boot Flags
264 */
265 #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
266 #define BOOTFLAG_WARM 0x02 /* Software reboot */
267
268
269 /***********************************************************************
270 * External peripheral base address
271 ***********************************************************************/
272 #define CONFIG_SYS_ISA_IO_BASE_ADDRESS 0xE8000000
273
274 /***********************************************************************
275 * Last Stage Init
276 ***********************************************************************/
277 #define CONFIG_LAST_STAGE_INIT
278 /************************************************************
279 * Ethernet Stuff
280 ***********************************************************/
281 #define CONFIG_PPC4xx_EMAC
282 #define CONFIG_MII 1 /* MII PHY management */
283 #define CONFIG_PHY_ADDR 1 /* PHY address */
284 #define CONFIG_NET_MULTI
285 /************************************************************
286 * RTC
287 ***********************************************************/
288 #define CONFIG_RTC_MC146818
289 #undef CONFIG_WATCHDOG /* watchdog disabled */
290
291 /************************************************************
292 * IDE/ATA stuff
293 ************************************************************/
294 #define CONFIG_SYS_IDE_MAXBUS 2 /* max. 2 IDE busses */
295 #define CONFIG_SYS_IDE_MAXDEVICE (CONFIG_SYS_IDE_MAXBUS*2) /* max. 2 drives per IDE bus */
296
297 #define CONFIG_SYS_ATA_BASE_ADDR CONFIG_SYS_ISA_IO_BASE_ADDRESS /* base address */
298 #define CONFIG_SYS_ATA_IDE0_OFFSET 0x01F0 /* ide0 offste */
299 #define CONFIG_SYS_ATA_IDE1_OFFSET 0x0170 /* ide1 offset */
300 #define CONFIG_SYS_ATA_DATA_OFFSET 0 /* data reg offset */
301 #define CONFIG_SYS_ATA_REG_OFFSET 0 /* reg offset */
302 #define CONFIG_SYS_ATA_ALT_OFFSET 0x200 /* alternate register offset */
303
304 #undef CONFIG_IDE_8xx_DIRECT /* no pcmcia interface required */
305 #undef CONFIG_IDE_LED /* no led for ide supported */
306 #define CONFIG_IDE_RESET /* reset for ide supported... */
307 #define CONFIG_IDE_RESET_ROUTINE /* with a special reset function */
308 #define CONFIG_SUPPORT_VFAT
309
310 /************************************************************
311 * ATAPI support (experimental)
312 ************************************************************/
313 #define CONFIG_ATAPI /* enable ATAPI Support */
314
315 /************************************************************
316 * SCSI support (experimental) only SYM53C8xx supported
317 ************************************************************/
318 #define CONFIG_SCSI_SYM53C8XX
319 #define CONFIG_SYS_SCSI_MAX_LUN 8 /* number of supported LUNs */
320 #define CONFIG_SYS_SCSI_MAX_SCSI_ID 7 /* maximum SCSI ID (0..6) */
321 #define CONFIG_SYS_SCSI_MAX_DEVICE CONFIG_SYS_SCSI_MAX_SCSI_ID * CONFIG_SYS_SCSI_MAX_LUN /* maximum Target devices */
322 #define CONFIG_SYS_SCSI_SPIN_UP_TIME 2
323
324 /************************************************************
325 * Disk-On-Chip configuration
326 ************************************************************/
327 #define CONFIG_SYS_MAX_DOC_DEVICE 1 /* Max number of DOC devices */
328 #define CONFIG_SYS_DOC_SHORT_TIMEOUT
329 #define CONFIG_SYS_DOC_SUPPORT_2000
330 #define CONFIG_SYS_DOC_SUPPORT_MILLENNIUM
331
332 /************************************************************
333 * DISK Partition support
334 ************************************************************/
335 #define CONFIG_DOS_PARTITION
336 #define CONFIG_MAC_PARTITION
337 #define CONFIG_ISO_PARTITION /* Experimental */
338
339 /************************************************************
340 * Keyboard support
341 ************************************************************/
342 #define CONFIG_ISA_KEYBOARD
343
344 /************************************************************
345 * Video support
346 ************************************************************/
347 #define CONFIG_VIDEO /*To enable video controller support */
348 #define CONFIG_VIDEO_CT69000
349 #define CONFIG_CFB_CONSOLE
350 #define CONFIG_VIDEO_LOGO
351 #define CONFIG_CONSOLE_EXTRA_INFO
352 #define CONFIG_VGA_AS_SINGLE_DEVICE
353 #define CONFIG_VIDEO_SW_CURSOR
354 #define CONFIG_VIDEO_ONBOARD /* Video controller is on-board */
355
356 /************************************************************
357 * USB support
358 ************************************************************/
359 #define CONFIG_USB_UHCI
360 #define CONFIG_USB_KEYBOARD
361 #define CONFIG_USB_STORAGE
362
363 /* Enable needed helper functions */
364 #define CONFIG_SYS_STDIO_DEREGISTER /* needs stdio_deregister */
365
366 /************************************************************
367 * Debug support
368 ************************************************************/
369 #if defined(CONFIG_CMD_KGDB)
370 #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
371 #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
372 #endif
373
374 /************************************************************
375 * support BZIP2 compression
376 ************************************************************/
377 #define CONFIG_BZIP2 1
378
379 /************************************************************
380 * Ident
381 ************************************************************/
382 #define VERSION_TAG "released"
383 #define CONFIG_ISO_STRING "MEV-10066-001"
384 #define CONFIG_IDENT_STRING "\n(c) 2002 by MPL AG Switzerland, " CONFIG_ISO_STRING " " VERSION_TAG
385
386
387 #endif /* __CONFIG_H */