include/configs/TQM823L.h

   1 /*
   2  * (C) Copyright 2000-2014
   3  * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
   4  *
   5  * SPDX-License-Identifier:     GPL-2.0+
   6  */
   7
   8 /*
   9  * board/config.h - configuration options, board specific
  10  */
  11
  12 #ifndef __CONFIG_H
  13 #define __CONFIG_H
  14
  15 /*
  16  * High Level Configuration Options
  17  * (easy to change)
  18  */
  19
  20 #define CONFIG_MPC823           1       /* This is a MPC823 CPU         */
  21 #define CONFIG_TQM823L          1       /* ...on a TQM8xxL module       */
  22
  23 #define CONFIG_SYS_TEXT_BASE    0x40000000
  24
  25 #ifdef  CONFIG_LCD                      /* with LCD controller ?        */
  26 #define CONFIG_MPC8XX_LCD
  27 #define CONFIG_LCD_LOGO         1       /* print our logo on the LCD    */
  28 #define CONFIG_LCD_INFO         1       /* ... and some board info      */
  29 #define CONFIG_SPLASH_SCREEN            /* ... with splashscreen support*/
  30 #endif
  31
  32 #define CONFIG_8xx_CONS_SMC1    1       /* Console is on SMC1           */
  33 #define CONFIG_SYS_SMC_RXBUFLEN 128
  34 #define CONFIG_SYS_MAXIDLE      10
  35 #define CONFIG_BAUDRATE         115200  /* console baudrate = 115kbps   */
  36
  37 #define CONFIG_BOOTCOUNT_LIMIT
  38
  39
  40 #define CONFIG_BOARD_TYPES      1       /* support board types          */
  41
  42 #define CONFIG_PREBOOT  "echo;echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;echo"
  43
  44 #undef  CONFIG_BOOTARGS
  45
  46 #define CONFIG_EXTRA_ENV_SETTINGS                                       \
  47         "netdev=eth0\0"                                                 \
  48         "nfsargs=setenv bootargs root=/dev/nfs rw "                     \
  49                 "nfsroot=${serverip}:${rootpath}\0"                     \
  50         "ramargs=setenv bootargs root=/dev/ram rw\0"                    \
  51         "addip=setenv bootargs ${bootargs} "                            \
  52                 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}"      \
  53                 ":${hostname}:${netdev}:off panic=1\0"                  \
  54         "flash_nfs=run nfsargs addip;"                                  \
  55                 "bootm ${kernel_addr}\0"                                \
  56         "flash_self=run ramargs addip;"                                 \
  57                 "bootm ${kernel_addr} ${ramdisk_addr}\0"                \
  58         "net_nfs=tftp 200000 ${bootfile};run nfsargs addip;bootm\0"     \
  59         "rootpath=/opt/eldk/ppc_8xx\0"                                  \
  60         "hostname=TQM823L\0"                                            \
  61         "bootfile=TQM823L/uImage\0"                                     \
  62         "fdt_addr=40040000\0"                                           \
  63         "kernel_addr=40060000\0"                                        \
  64         "ramdisk_addr=40200000\0"                                       \
  65         "u-boot=TQM823L/u-image.bin\0"                                  \
  66         "load=tftp 200000 ${u-boot}\0"                                  \
  67         "update=prot off 40000000 +${filesize};"                        \
  68                 "era 40000000 +${filesize};"                            \
  69                 "cp.b 200000 40000000 ${filesize};"                     \
  70                 "sete filesize;save\0"                                  \
  71         ""
  72 #define CONFIG_BOOTCOMMAND      "run flash_self"
  73
  74 #define CONFIG_LOADS_ECHO       1       /* echo on for serial download  */
  75 #undef  CONFIG_SYS_LOADS_BAUD_CHANGE            /* don't allow baudrate change  */
  76
  77 #undef  CONFIG_WATCHDOG                 /* watchdog disabled            */
  78
  79 #undef  CONFIG_CAN_DRIVER               /* CAN Driver support disabled  */
  80
  81 /*
  82  * BOOTP options
  83  */
  84 #define CONFIG_BOOTP_SUBNETMASK
  85 #define CONFIG_BOOTP_GATEWAY
  86 #define CONFIG_BOOTP_HOSTNAME
  87 #define CONFIG_BOOTP_BOOTPATH
  88 #define CONFIG_BOOTP_BOOTFILESIZE
  89
  90 #define CONFIG_RTC_MPC8xx               /* use internal RTC of MPC8xx   */
  91
  92 /*
  93  * Command line configuration.
  94  */
  95 #define CONFIG_CMD_DATE
  96 #define CONFIG_CMD_IDE
  97 #define CONFIG_CMD_JFFS2
  98
  99 #ifdef  CONFIG_SPLASH_SCREEN
 100     #define CONFIG_CMD_BMP
 101 #endif
 102
 103 #define CONFIG_NETCONSOLE
 104
 105 /*
 106  * Miscellaneous configurable options
 107  */
 108 #define CONFIG_SYS_LONGHELP                     /* undef to save memory         */
 109
 110 #define CONFIG_CMDLINE_EDITING  1       /* add command line history     */
 111
 112 #if defined(CONFIG_CMD_KGDB)
 113 #define CONFIG_SYS_CBSIZE               1024    /* Console I/O Buffer Size      */
 114 #else
 115 #define CONFIG_SYS_CBSIZE               256     /* Console I/O Buffer Size      */
 116 #endif
 117 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
 118 #define CONFIG_SYS_MAXARGS              16      /* max number of command args   */
 119 #define CONFIG_SYS_BARGSIZE     CONFIG_SYS_CBSIZE       /* Boot Argument Buffer Size    */
 120
 121 #define CONFIG_SYS_MEMTEST_START        0x0400000       /* memtest works on     */
 122 #define CONFIG_SYS_MEMTEST_END          0x0C00000       /* 4 ... 12 MB in DRAM  */
 123
 124 #define CONFIG_SYS_LOAD_ADDR            0x100000        /* default load address */
 125
 126 /*
 127  * Low Level Configuration Settings
 128  * (address mappings, register initial values, etc.)
 129  * You should know what you are doing if you make changes here.
 130  */
 131 /*-----------------------------------------------------------------------
 132  * Internal Memory Mapped Register
 133  */
 134 #define CONFIG_SYS_IMMR         0xFFF00000
 135
 136 /*-----------------------------------------------------------------------
 137  * Definitions for initial stack pointer and data area (in DPRAM)
 138  */
 139 #define CONFIG_SYS_INIT_RAM_ADDR        CONFIG_SYS_IMMR
 140 #define CONFIG_SYS_INIT_RAM_SIZE        0x2F00  /* Size of used area in DPRAM   */
 141 #define CONFIG_SYS_GBL_DATA_OFFSET      (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
 142 #define CONFIG_SYS_INIT_SP_OFFSET       CONFIG_SYS_GBL_DATA_OFFSET
 143
 144 /*-----------------------------------------------------------------------
 145  * Start addresses for the final memory configuration
 146  * (Set up by the startup code)
 147  * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
 148  */
 149 #define CONFIG_SYS_SDRAM_BASE           0x00000000
 150 #define CONFIG_SYS_FLASH_BASE           0x40000000
 151 #define CONFIG_SYS_MONITOR_LEN          (256 << 10)     /* Reserve 256 kB for Monitor   */
 152 #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
 153 #define CONFIG_SYS_MALLOC_LEN           (128 << 10)     /* Reserve 128 kB for malloc()  */
 154
 155 /*
 156  * For booting Linux, the board info and command line data
 157  * have to be in the first 8 MB of memory, since this is
 158  * the maximum mapped by the Linux kernel during initialization.
 159  */
 160 #define CONFIG_SYS_BOOTMAPSZ            (8 << 20)       /* Initial Memory map for Linux */
 161
 162 /*-----------------------------------------------------------------------
 163  * FLASH organization
 164  */
 165
 166 /* use CFI flash driver */
 167 #define CONFIG_SYS_FLASH_CFI            1       /* Flash is CFI conformant */
 168 #define CONFIG_FLASH_CFI_DRIVER 1       /* Use the common driver */
 169 #define CONFIG_SYS_FLASH_BANKS_LIST     { CONFIG_SYS_FLASH_BASE, CONFIG_SYS_FLASH_BASE+flash_info[0].size }
 170 #define CONFIG_SYS_FLASH_EMPTY_INFO
 171 #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE       1
 172 #define CONFIG_SYS_MAX_FLASH_BANKS      2       /* max number of memory banks */
 173 #define CONFIG_SYS_MAX_FLASH_SECT       71      /* max number of sectors on one chip */
 174
 175 #define CONFIG_ENV_IS_IN_FLASH  1
 176 #define CONFIG_ENV_OFFSET               0x8000  /*   Offset   of Environment Sector     */
 177 #define CONFIG_ENV_SIZE         0x4000  /* Total Size of Environment Sector     */
 178
 179 /* Address and size of Redundant Environment Sector     */
 180 #define CONFIG_ENV_OFFSET_REDUND        (CONFIG_ENV_OFFSET+CONFIG_ENV_SIZE)
 181 #define CONFIG_ENV_SIZE_REDUND  (CONFIG_ENV_SIZE)
 182
 183 #define CONFIG_SYS_USE_PPCENV                   /* Environment embedded in sect .ppcenv */
 184
 185 #define CONFIG_MISC_INIT_R              /* Make sure to remap flashes correctly */
 186
 187 /*-----------------------------------------------------------------------
 188  * Dynamic MTD partition support
 189  */
 190 #define CONFIG_CMD_MTDPARTS
 191 #define CONFIG_MTD_DEVICE               /* needed for mtdparts commands */
 192 #define CONFIG_FLASH_CFI_MTD
 193 #define MTDIDS_DEFAULT          "nor0=TQM8xxL-0"
 194
 195 #define MTDPARTS_DEFAULT        "mtdparts=TQM8xxL-0:256k(u-boot),"      \
 196                                                 "128k(dtb),"            \
 197                                                 "1664k(kernel),"        \
 198                                                 "2m(rootfs),"           \
 199                                                 "4m(data)"
 200
 201 /*-----------------------------------------------------------------------
 202  * Hardware Information Block
 203  */
 204 #define CONFIG_SYS_HWINFO_OFFSET        0x0003FFC0      /* offset of HW Info block */
 205 #define CONFIG_SYS_HWINFO_SIZE          0x00000040      /* size   of HW Info block */
 206 #define CONFIG_SYS_HWINFO_MAGIC 0x54514D38      /* 'TQM8' */
 207
 208 /*-----------------------------------------------------------------------
 209  * Cache Configuration
 210  */
 211 #define CONFIG_SYS_CACHELINE_SIZE       16      /* For all MPC8xx CPUs                  */
 212 #if defined(CONFIG_CMD_KGDB)
 213 #define CONFIG_SYS_CACHELINE_SHIFT      4       /* log base 2 of the above value        */
 214 #endif
 215
 216 /*-----------------------------------------------------------------------
 217  * SYPCR - System Protection Control                            11-9
 218  * SYPCR can only be written once after reset!
 219  *-----------------------------------------------------------------------
 220  * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
 221  */
 222 #if defined(CONFIG_WATCHDOG)
 223 #define CONFIG_SYS_SYPCR        (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
 224                          SYPCR_SWE  | SYPCR_SWRI| SYPCR_SWP)
 225 #else
 226 #define CONFIG_SYS_SYPCR        (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP)
 227 #endif
 228
 229 /*-----------------------------------------------------------------------
 230  * SIUMCR - SIU Module Configuration                            11-6
 231  *-----------------------------------------------------------------------
 232  * PCMCIA config., multi-function pin tri-state
 233  */
 234 #ifndef CONFIG_CAN_DRIVER
 235 #define CONFIG_SYS_SIUMCR       (SIUMCR_DBGC00 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
 236 #else   /* we must activate GPL5 in the SIUMCR for CAN */
 237 #define CONFIG_SYS_SIUMCR       (SIUMCR_DBGC11 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
 238 #endif  /* CONFIG_CAN_DRIVER */
 239
 240 /*-----------------------------------------------------------------------
 241  * TBSCR - Time Base Status and Control                         11-26
 242  *-----------------------------------------------------------------------
 243  * Clear Reference Interrupt Status, Timebase freezing enabled
 244  */
 245 #define CONFIG_SYS_TBSCR        (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF)
 246
 247 /*-----------------------------------------------------------------------
 248  * RTCSC - Real-Time Clock Status and Control Register          11-27
 249  *-----------------------------------------------------------------------
 250  */
 251 #define CONFIG_SYS_RTCSC        (RTCSC_SEC | RTCSC_ALR | RTCSC_RTF| RTCSC_RTE)
 252
 253 /*-----------------------------------------------------------------------
 254  * PISCR - Periodic Interrupt Status and Control                11-31
 255  *-----------------------------------------------------------------------
 256  * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
 257  */
 258 #define CONFIG_SYS_PISCR        (PISCR_PS | PISCR_PITF)
 259
 260 /*-----------------------------------------------------------------------
 261  * PLPRCR - PLL, Low-Power, and Reset Control Register          15-30
 262  *-----------------------------------------------------------------------
 263  * Reset PLL lock status sticky bit, timer expired status bit and timer
 264  * interrupt status bit
 265  */
 266 #define CONFIG_SYS_PLPRCR       (PLPRCR_SPLSS | PLPRCR_TEXPS | PLPRCR_TMIST)
 267
 268 /*-----------------------------------------------------------------------
 269  * SCCR - System Clock and reset Control Register               15-27
 270  *-----------------------------------------------------------------------
 271  * Set clock output, timebase and RTC source and divider,
 272  * power management and some other internal clocks
 273  */
 274 #define SCCR_MASK       SCCR_EBDF11
 275 #define CONFIG_SYS_SCCR (SCCR_COM00   | SCCR_DFSYNC00 | SCCR_DFBRG00  | \
 276                          SCCR_DFNL000 | SCCR_DFNH000  | SCCR_DFLCD000 | \
 277                          SCCR_DFALCD00)
 278
 279 /*-----------------------------------------------------------------------
 280  * PCMCIA stuff
 281  *-----------------------------------------------------------------------
 282  *
 283  */
 284 #define CONFIG_SYS_PCMCIA_MEM_ADDR      (0xE0000000)
 285 #define CONFIG_SYS_PCMCIA_MEM_SIZE      ( 64 << 20 )
 286 #define CONFIG_SYS_PCMCIA_DMA_ADDR      (0xE4000000)
 287 #define CONFIG_SYS_PCMCIA_DMA_SIZE      ( 64 << 20 )
 288 #define CONFIG_SYS_PCMCIA_ATTRB_ADDR    (0xE8000000)
 289 #define CONFIG_SYS_PCMCIA_ATTRB_SIZE    ( 64 << 20 )
 290 #define CONFIG_SYS_PCMCIA_IO_ADDR       (0xEC000000)
 291 #define CONFIG_SYS_PCMCIA_IO_SIZE       ( 64 << 20 )
 292
 293 /*-----------------------------------------------------------------------
 294  * IDE/ATA stuff (Supports IDE harddisk on PCMCIA Adapter)
 295  *-----------------------------------------------------------------------
 296  */
 297
 298 #define CONFIG_IDE_PREINIT      1       /* Use preinit IDE hook */
 299 #define CONFIG_IDE_8xx_PCCARD   1       /* Use IDE with PC Card Adapter */
 300
 301 #undef  CONFIG_IDE_8xx_DIRECT           /* Direct IDE    not supported  */
 302 #undef  CONFIG_IDE_LED                  /* LED   for ide not supported  */
 303 #undef  CONFIG_IDE_RESET                /* reset for ide not supported  */
 304
 305 #define CONFIG_SYS_IDE_MAXBUS           1       /* max. 1 IDE bus               */
 306 #define CONFIG_SYS_IDE_MAXDEVICE        1       /* max. 1 drive per IDE bus     */
 307
 308 #define CONFIG_SYS_ATA_IDE0_OFFSET      0x0000
 309
 310 #define CONFIG_SYS_ATA_BASE_ADDR        CONFIG_SYS_PCMCIA_MEM_ADDR
 311
 312 /* Offset for data I/O                  */
 313 #define CONFIG_SYS_ATA_DATA_OFFSET      (CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
 314
 315 /* Offset for normal register accesses  */
 316 #define CONFIG_SYS_ATA_REG_OFFSET       (2 * CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
 317
 318 /* Offset for alternate registers       */
 319 #define CONFIG_SYS_ATA_ALT_OFFSET       0x0100
 320
 321 /*-----------------------------------------------------------------------
 322  *
 323  *-----------------------------------------------------------------------
 324  *
 325  */
 326 #define CONFIG_SYS_DER  0
 327
 328 /*
 329  * Init Memory Controller:
 330  *
 331  * BR0/1 and OR0/1 (FLASH)
 332  */
 333
 334 #define FLASH_BASE0_PRELIM      0x40000000      /* FLASH bank #0        */
 335 #define FLASH_BASE1_PRELIM      0x60000000      /* FLASH bank #0        */
 336
 337 /* used to re-map FLASH both when starting from SRAM or FLASH:
 338  * restrict access enough to keep SRAM working (if any)
 339  * but not too much to meddle with FLASH accesses
 340  */
 341 #define CONFIG_SYS_REMAP_OR_AM          0x80000000      /* OR addr mask */
 342 #define CONFIG_SYS_PRELIM_OR_AM 0xE0000000      /* OR addr mask */
 343
 344 /*
 345  * FLASH timing:
 346  */
 347 #define CONFIG_SYS_OR_TIMING_FLASH      (OR_ACS_DIV1  | OR_TRLX | OR_CSNT_SAM | \
 348                                  OR_SCY_3_CLK | OR_EHTR | OR_BI)
 349
 350 #define CONFIG_SYS_OR0_REMAP    (CONFIG_SYS_REMAP_OR_AM  | CONFIG_SYS_OR_TIMING_FLASH)
 351 #define CONFIG_SYS_OR0_PRELIM   (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_FLASH)
 352 #define CONFIG_SYS_BR0_PRELIM   ((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_V )
 353
 354 #define CONFIG_SYS_OR1_REMAP    CONFIG_SYS_OR0_REMAP
 355 #define CONFIG_SYS_OR1_PRELIM   CONFIG_SYS_OR0_PRELIM
 356 #define CONFIG_SYS_BR1_PRELIM   ((FLASH_BASE1_PRELIM & BR_BA_MSK) | BR_V )
 357
 358 /*
 359  * BR2/3 and OR2/3 (SDRAM)
 360  *
 361  */
 362 #define SDRAM_BASE2_PRELIM      0x00000000      /* SDRAM bank #0        */
 363 #define SDRAM_BASE3_PRELIM      0x20000000      /* SDRAM bank #1        */
 364 #define SDRAM_MAX_SIZE          0x04000000      /* max 64 MB per bank   */
 365
 366 /* SDRAM timing: Multiplexed addresses, GPL5 output to GPL5_A (don't care)      */
 367 #define CONFIG_SYS_OR_TIMING_SDRAM      0x00000A00
 368
 369 #define CONFIG_SYS_OR2_PRELIM   (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_SDRAM )
 370 #define CONFIG_SYS_BR2_PRELIM   ((SDRAM_BASE2_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
 371
 372 #ifndef CONFIG_CAN_DRIVER
 373 #define CONFIG_SYS_OR3_PRELIM   CONFIG_SYS_OR2_PRELIM
 374 #define CONFIG_SYS_BR3_PRELIM   ((SDRAM_BASE3_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
 375 #else   /* CAN uses CS3#, so we can have only one SDRAM bank anyway */
 376 #define CONFIG_SYS_CAN_BASE             0xC0000000      /* CAN mapped at 0xC0000000     */
 377 #define CONFIG_SYS_CAN_OR_AM            0xFFFF8000      /* 32 kB address mask           */
 378 #define CONFIG_SYS_OR3_CAN              (CONFIG_SYS_CAN_OR_AM | OR_G5LA | OR_BI)
 379 #define CONFIG_SYS_BR3_CAN              ((CONFIG_SYS_CAN_BASE & BR_BA_MSK) | \
 380                                         BR_PS_8 | BR_MS_UPMB | BR_V )
 381 #endif  /* CONFIG_CAN_DRIVER */
 382
 383 /*
 384  * Memory Periodic Timer Prescaler
 385  *
 386  * The Divider for PTA (refresh timer) configuration is based on an
 387  * example SDRAM configuration (64 MBit, one bank). The adjustment to
 388  * the number of chip selects (NCS) and the actually needed refresh
 389  * rate is done by setting MPTPR.
 390  *
 391  * PTA is calculated from
 392  *      PTA = (gclk * Trefresh) / ((2 ^ (2 * DFBRG)) * PTP * NCS)
 393  *
 394  *      gclk      CPU clock (not bus clock!)
 395  *      Trefresh  Refresh cycle * 4 (four word bursts used)
 396  *
 397  * 4096  Rows from SDRAM example configuration
 398  * 1000  factor s -> ms
 399  *   32  PTP (pre-divider from MPTPR) from SDRAM example configuration
 400  *    4  Number of refresh cycles per period
 401  *   64  Refresh cycle in ms per number of rows
 402  * --------------------------------------------
 403  * Divider = 4096 * 32 * 1000 / (4 * 64) = 512000
 404  *
 405  * 50 MHz => 50.000.000 / Divider =  98
 406  * 66 Mhz => 66.000.000 / Divider = 129
 407  * 80 Mhz => 80.000.000 / Divider = 156
 408  */
 409
 410 #define CONFIG_SYS_PTA_PER_CLK  ((4096 * 32 * 1000) / (4 * 64))
 411 #define CONFIG_SYS_MAMR_PTA     98
 412
 413 /*
 414  * For 16 MBit, refresh rates could be 31.3 us
 415  * (= 64 ms / 2K = 125 / quad bursts).
 416  * For a simpler initialization, 15.6 us is used instead.
 417  *
 418  * #define CONFIG_SYS_MPTPR_2BK_2K      MPTPR_PTP_DIV32         for 2 banks
 419  * #define CONFIG_SYS_MPTPR_1BK_2K      MPTPR_PTP_DIV64         for 1 bank
 420  */
 421 #define CONFIG_SYS_MPTPR_2BK_4K MPTPR_PTP_DIV16         /* setting for 2 banks  */
 422 #define CONFIG_SYS_MPTPR_1BK_4K MPTPR_PTP_DIV32         /* setting for 1 bank   */
 423
 424 /* refresh rate 7.8 us (= 64 ms / 8K = 31.2 / quad bursts) for 256 MBit         */
 425 #define CONFIG_SYS_MPTPR_2BK_8K MPTPR_PTP_DIV8          /* setting for 2 banks  */
 426 #define CONFIG_SYS_MPTPR_1BK_8K MPTPR_PTP_DIV16         /* setting for 1 bank   */
 427
 428 /*
 429  * MAMR settings for SDRAM
 430  */
 431
 432 /* 8 column SDRAM */
 433 #define CONFIG_SYS_MAMR_8COL    ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT)  | MAMR_PTAE       |   \
 434                          MAMR_AMA_TYPE_0 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A11 |   \
 435                          MAMR_RLFA_1X    | MAMR_WLFA_1X    | MAMR_TLFA_4X)
 436 /* 9 column SDRAM */
 437 #define CONFIG_SYS_MAMR_9COL    ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT)  | MAMR_PTAE       |   \
 438                          MAMR_AMA_TYPE_1 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A10 |   \
 439                          MAMR_RLFA_1X    | MAMR_WLFA_1X    | MAMR_TLFA_4X)
 440
 441 #define CONFIG_HWCONFIG         1
 442
 443 #endif  /* __CONFIG_H */