include/configs/TQM862L.h

   1 /*
   2  * (C) Copyright 2000-2014
   3  * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
   4  *
   5  * SPDX-License-Identifier:     GPL-2.0+
   6  */
   7
   8 /*
   9  * board/config.h - configuration options, board specific
  10  */
  11
  12 #ifndef __CONFIG_H
  13 #define __CONFIG_H
  14
  15 /*
  16  * High Level Configuration Options
  17  * (easy to change)
  18  */
  19
  20 #define CONFIG_MPC860           1
  21 #define CONFIG_MPC860T          1
  22 #define CONFIG_MPC862           1
  23
  24 #define CONFIG_TQM862L          1       /* ...on a TQM8xxL module       */
  25
  26 #define CONFIG_SYS_TEXT_BASE    0x40000000
  27
  28 #define CONFIG_8xx_CONS_SMC1    1       /* Console is on SMC1           */
  29 #define CONFIG_SYS_SMC_RXBUFLEN 128
  30 #define CONFIG_SYS_MAXIDLE      10
  31 #define CONFIG_BAUDRATE         115200  /* console baudrate = 115kbps   */
  32
  33 #define CONFIG_BOOTCOUNT_LIMIT
  34
  35
  36 #define CONFIG_BOARD_TYPES      1       /* support board types          */
  37
  38 #define CONFIG_PREBOOT  "echo;" \
  39         "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
  40         "echo"
  41
  42 #undef  CONFIG_BOOTARGS
  43
  44 #define CONFIG_EXTRA_ENV_SETTINGS                                       \
  45         "netdev=eth0\0"                                                 \
  46         "nfsargs=setenv bootargs root=/dev/nfs rw "                     \
  47                 "nfsroot=${serverip}:${rootpath}\0"                     \
  48         "ramargs=setenv bootargs root=/dev/ram rw\0"                    \
  49         "addip=setenv bootargs ${bootargs} "                            \
  50                 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}"      \
  51                 ":${hostname}:${netdev}:off panic=1\0"                  \
  52         "flash_nfs=run nfsargs addip;"                                  \
  53                 "bootm ${kernel_addr}\0"                                \
  54         "flash_self=run ramargs addip;"                                 \
  55                 "bootm ${kernel_addr} ${ramdisk_addr}\0"                \
  56         "net_nfs=tftp 200000 ${bootfile};run nfsargs addip;bootm\0"     \
  57         "rootpath=/opt/eldk/ppc_8xx\0"                                  \
  58         "hostname=TQM862L\0"                                            \
  59         "bootfile=TQM862L/uImage\0"                                     \
  60         "fdt_addr=40040000\0"                                           \
  61         "kernel_addr=40060000\0"                                        \
  62         "ramdisk_addr=40200000\0"                                       \
  63         "u-boot=TQM862L/u-image.bin\0"                                  \
  64         "load=tftp 200000 ${u-boot}\0"                                  \
  65         "update=prot off 40000000 +${filesize};"                        \
  66                 "era 40000000 +${filesize};"                            \
  67                 "cp.b 200000 40000000 ${filesize};"                     \
  68                 "sete filesize;save\0"                                  \
  69         ""
  70 #define CONFIG_BOOTCOMMAND      "run flash_self"
  71
  72 #define CONFIG_LOADS_ECHO       1       /* echo on for serial download  */
  73 #undef  CONFIG_SYS_LOADS_BAUD_CHANGE            /* don't allow baudrate change  */
  74
  75 #undef  CONFIG_WATCHDOG                 /* watchdog disabled            */
  76
  77 #define CONFIG_STATUS_LED       1       /* Status LED enabled           */
  78
  79 #undef  CONFIG_CAN_DRIVER               /* CAN Driver support disabled  */
  80
  81 /*
  82  * BOOTP options
  83  */
  84 #define CONFIG_BOOTP_SUBNETMASK
  85 #define CONFIG_BOOTP_GATEWAY
  86 #define CONFIG_BOOTP_HOSTNAME
  87 #define CONFIG_BOOTP_BOOTPATH
  88 #define CONFIG_BOOTP_BOOTFILESIZE
  89
  90 #define CONFIG_MAC_PARTITION
  91 #define CONFIG_DOS_PARTITION
  92
  93 #define CONFIG_RTC_MPC8xx               /* use internal RTC of MPC8xx   */
  94
  95 /*
  96  * Command line configuration.
  97  */
  98 #define CONFIG_CMD_DATE
  99 #define CONFIG_CMD_IDE
 100 #define CONFIG_CMD_JFFS2
 101
 102 #define CONFIG_NETCONSOLE
 103
 104 /*
 105  * Miscellaneous configurable options
 106  */
 107 #define CONFIG_SYS_LONGHELP                     /* undef to save memory         */
 108
 109 #define CONFIG_CMDLINE_EDITING  1       /* add command line history     */
 110
 111 #if defined(CONFIG_CMD_KGDB)
 112 #define CONFIG_SYS_CBSIZE               1024    /* Console I/O Buffer Size      */
 113 #else
 114 #define CONFIG_SYS_CBSIZE               256     /* Console I/O Buffer Size      */
 115 #endif
 116 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
 117 #define CONFIG_SYS_MAXARGS              16      /* max number of command args   */
 118 #define CONFIG_SYS_BARGSIZE     CONFIG_SYS_CBSIZE       /* Boot Argument Buffer Size    */
 119
 120 #define CONFIG_SYS_MEMTEST_START        0x0400000       /* memtest works on     */
 121 #define CONFIG_SYS_MEMTEST_END          0x0C00000       /* 4 ... 12 MB in DRAM  */
 122
 123 #define CONFIG_SYS_LOAD_ADDR            0x100000        /* default load address */
 124
 125 /*
 126  * Low Level Configuration Settings
 127  * (address mappings, register initial values, etc.)
 128  * You should know what you are doing if you make changes here.
 129  */
 130 /*-----------------------------------------------------------------------
 131  * Internal Memory Mapped Register
 132  */
 133 #define CONFIG_SYS_IMMR         0xFFF00000
 134
 135 /*-----------------------------------------------------------------------
 136  * Definitions for initial stack pointer and data area (in DPRAM)
 137  */
 138 #define CONFIG_SYS_INIT_RAM_ADDR        CONFIG_SYS_IMMR
 139 #define CONFIG_SYS_INIT_RAM_SIZE        0x2F00  /* Size of used area in DPRAM   */
 140 #define CONFIG_SYS_GBL_DATA_OFFSET      (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
 141 #define CONFIG_SYS_INIT_SP_OFFSET       CONFIG_SYS_GBL_DATA_OFFSET
 142
 143 /*-----------------------------------------------------------------------
 144  * Start addresses for the final memory configuration
 145  * (Set up by the startup code)
 146  * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
 147  */
 148 #define CONFIG_SYS_SDRAM_BASE           0x00000000
 149 #define CONFIG_SYS_FLASH_BASE           0x40000000
 150 #define CONFIG_SYS_MONITOR_LEN          (256 << 10)     /* Reserve 256 kB for Monitor   */
 151 #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
 152 #define CONFIG_SYS_MALLOC_LEN           (128 << 10)     /* Reserve 128 kB for malloc()  */
 153
 154 /*
 155  * For booting Linux, the board info and command line data
 156  * have to be in the first 8 MB of memory, since this is
 157  * the maximum mapped by the Linux kernel during initialization.
 158  */
 159 #define CONFIG_SYS_BOOTMAPSZ            (8 << 20)       /* Initial Memory map for Linux */
 160
 161 /*-----------------------------------------------------------------------
 162  * FLASH organization
 163  */
 164
 165 /* use CFI flash driver */
 166 #define CONFIG_SYS_FLASH_CFI            1       /* Flash is CFI conformant */
 167 #define CONFIG_FLASH_CFI_DRIVER 1       /* Use the common driver */
 168 #define CONFIG_SYS_FLASH_BANKS_LIST     { CONFIG_SYS_FLASH_BASE, CONFIG_SYS_FLASH_BASE+flash_info[0].size }
 169 #define CONFIG_SYS_FLASH_EMPTY_INFO
 170 #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE       1
 171 #define CONFIG_SYS_MAX_FLASH_BANKS      2       /* max number of memory banks */
 172 #define CONFIG_SYS_MAX_FLASH_SECT       71      /* max number of sectors on one chip */
 173
 174 #define CONFIG_ENV_IS_IN_FLASH  1
 175 #define CONFIG_ENV_OFFSET               0x8000  /*   Offset   of Environment Sector     */
 176 #define CONFIG_ENV_SIZE         0x4000  /* Total Size of Environment Sector     */
 177
 178 /* Address and size of Redundant Environment Sector     */
 179 #define CONFIG_ENV_OFFSET_REDUND        (CONFIG_ENV_OFFSET+CONFIG_ENV_SIZE)
 180 #define CONFIG_ENV_SIZE_REDUND  (CONFIG_ENV_SIZE)
 181
 182 #define CONFIG_SYS_USE_PPCENV                   /* Environment embedded in sect .ppcenv */
 183
 184 #define CONFIG_MISC_INIT_R              /* Make sure to remap flashes correctly */
 185
 186 /*-----------------------------------------------------------------------
 187  * Dynamic MTD partition support
 188  */
 189 #define CONFIG_CMD_MTDPARTS
 190 #define CONFIG_MTD_DEVICE               /* needed for mtdparts commands */
 191 #define CONFIG_FLASH_CFI_MTD
 192 #define MTDIDS_DEFAULT          "nor0=TQM8xxL-0"
 193
 194 #define MTDPARTS_DEFAULT        "mtdparts=TQM8xxL-0:256k(u-boot),"      \
 195                                                 "128k(dtb),"            \
 196                                                 "1664k(kernel),"        \
 197                                                 "2m(rootfs),"           \
 198                                                 "4m(data)"
 199
 200 /*-----------------------------------------------------------------------
 201  * Hardware Information Block
 202  */
 203 #define CONFIG_SYS_HWINFO_OFFSET        0x0003FFC0      /* offset of HW Info block */
 204 #define CONFIG_SYS_HWINFO_SIZE          0x00000040      /* size   of HW Info block */
 205 #define CONFIG_SYS_HWINFO_MAGIC 0x54514D38      /* 'TQM8' */
 206
 207 /*-----------------------------------------------------------------------
 208  * Cache Configuration
 209  */
 210 #define CONFIG_SYS_CACHELINE_SIZE       16      /* For all MPC8xx CPUs                  */
 211 #if defined(CONFIG_CMD_KGDB)
 212 #define CONFIG_SYS_CACHELINE_SHIFT      4       /* log base 2 of the above value        */
 213 #endif
 214
 215 /*-----------------------------------------------------------------------
 216  * SYPCR - System Protection Control                            11-9
 217  * SYPCR can only be written once after reset!
 218  *-----------------------------------------------------------------------
 219  * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
 220  */
 221 #if defined(CONFIG_WATCHDOG)
 222 #define CONFIG_SYS_SYPCR        (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
 223                          SYPCR_SWE  | SYPCR_SWRI| SYPCR_SWP)
 224 #else
 225 #define CONFIG_SYS_SYPCR        (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP)
 226 #endif
 227
 228 /*-----------------------------------------------------------------------
 229  * SIUMCR - SIU Module Configuration                            11-6
 230  *-----------------------------------------------------------------------
 231  * PCMCIA config., multi-function pin tri-state
 232  */
 233 #ifndef CONFIG_CAN_DRIVER
 234 #define CONFIG_SYS_SIUMCR       (SIUMCR_DBGC00 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
 235 #else   /* we must activate GPL5 in the SIUMCR for CAN */
 236 #define CONFIG_SYS_SIUMCR       (SIUMCR_DBGC11 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
 237 #endif  /* CONFIG_CAN_DRIVER */
 238
 239 /*-----------------------------------------------------------------------
 240  * TBSCR - Time Base Status and Control                         11-26
 241  *-----------------------------------------------------------------------
 242  * Clear Reference Interrupt Status, Timebase freezing enabled
 243  */
 244 #define CONFIG_SYS_TBSCR        (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF)
 245
 246 /*-----------------------------------------------------------------------
 247  * RTCSC - Real-Time Clock Status and Control Register          11-27
 248  *-----------------------------------------------------------------------
 249  */
 250 #define CONFIG_SYS_RTCSC        (RTCSC_SEC | RTCSC_ALR | RTCSC_RTF| RTCSC_RTE)
 251
 252 /*-----------------------------------------------------------------------
 253  * PISCR - Periodic Interrupt Status and Control                11-31
 254  *-----------------------------------------------------------------------
 255  * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
 256  */
 257 #define CONFIG_SYS_PISCR        (PISCR_PS | PISCR_PITF)
 258
 259 /*-----------------------------------------------------------------------
 260  * PLPRCR - PLL, Low-Power, and Reset Control Register          15-30
 261  *-----------------------------------------------------------------------
 262  * Reset PLL lock status sticky bit, timer expired status bit and timer
 263  * interrupt status bit
 264  */
 265 #define CONFIG_SYS_PLPRCR       (PLPRCR_SPLSS | PLPRCR_TEXPS | PLPRCR_TMIST)
 266
 267 /*-----------------------------------------------------------------------
 268  * SCCR - System Clock and reset Control Register               15-27
 269  *-----------------------------------------------------------------------
 270  * Set clock output, timebase and RTC source and divider,
 271  * power management and some other internal clocks
 272  */
 273 #define SCCR_MASK       SCCR_EBDF11
 274 #define CONFIG_SYS_SCCR (SCCR_COM00   | SCCR_DFSYNC00 | SCCR_DFBRG00  | \
 275                          SCCR_DFNL000 | SCCR_DFNH000  | SCCR_DFLCD000 | \
 276                          SCCR_DFALCD00)
 277
 278 /*-----------------------------------------------------------------------
 279  * PCMCIA stuff
 280  *-----------------------------------------------------------------------
 281  *
 282  */
 283 #define CONFIG_SYS_PCMCIA_MEM_ADDR      (0xE0000000)
 284 #define CONFIG_SYS_PCMCIA_MEM_SIZE      ( 64 << 20 )
 285 #define CONFIG_SYS_PCMCIA_DMA_ADDR      (0xE4000000)
 286 #define CONFIG_SYS_PCMCIA_DMA_SIZE      ( 64 << 20 )
 287 #define CONFIG_SYS_PCMCIA_ATTRB_ADDR    (0xE8000000)
 288 #define CONFIG_SYS_PCMCIA_ATTRB_SIZE    ( 64 << 20 )
 289 #define CONFIG_SYS_PCMCIA_IO_ADDR       (0xEC000000)
 290 #define CONFIG_SYS_PCMCIA_IO_SIZE       ( 64 << 20 )
 291
 292 /*-----------------------------------------------------------------------
 293  * IDE/ATA stuff (Supports IDE harddisk on PCMCIA Adapter)
 294  *-----------------------------------------------------------------------
 295  */
 296
 297 #define CONFIG_IDE_PREINIT      1       /* Use preinit IDE hook */
 298 #define CONFIG_IDE_8xx_PCCARD   1       /* Use IDE with PC Card Adapter */
 299
 300 #undef  CONFIG_IDE_8xx_DIRECT           /* Direct IDE    not supported  */
 301 #undef  CONFIG_IDE_LED                  /* LED   for ide not supported  */
 302 #undef  CONFIG_IDE_RESET                /* reset for ide not supported  */
 303
 304 #define CONFIG_SYS_IDE_MAXBUS           1       /* max. 1 IDE bus               */
 305 #define CONFIG_SYS_IDE_MAXDEVICE        1       /* max. 1 drive per IDE bus     */
 306
 307 #define CONFIG_SYS_ATA_IDE0_OFFSET      0x0000
 308
 309 #define CONFIG_SYS_ATA_BASE_ADDR        CONFIG_SYS_PCMCIA_MEM_ADDR
 310
 311 /* Offset for data I/O                  */
 312 #define CONFIG_SYS_ATA_DATA_OFFSET      (CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
 313
 314 /* Offset for normal register accesses  */
 315 #define CONFIG_SYS_ATA_REG_OFFSET       (2 * CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
 316
 317 /* Offset for alternate registers       */
 318 #define CONFIG_SYS_ATA_ALT_OFFSET       0x0100
 319
 320 /*-----------------------------------------------------------------------
 321  *
 322  *-----------------------------------------------------------------------
 323  *
 324  */
 325 #define CONFIG_SYS_DER  0
 326
 327 /*
 328  * Init Memory Controller:
 329  *
 330  * BR0/1 and OR0/1 (FLASH)
 331  */
 332
 333 #define FLASH_BASE0_PRELIM      0x40000000      /* FLASH bank #0        */
 334 #define FLASH_BASE1_PRELIM      0x60000000      /* FLASH bank #1        */
 335
 336 /* used to re-map FLASH both when starting from SRAM or FLASH:
 337  * restrict access enough to keep SRAM working (if any)
 338  * but not too much to meddle with FLASH accesses
 339  */
 340 #define CONFIG_SYS_REMAP_OR_AM          0x80000000      /* OR addr mask */
 341 #define CONFIG_SYS_PRELIM_OR_AM 0xE0000000      /* OR addr mask */
 342
 343 /*
 344  * FLASH timing:
 345  */
 346 #define CONFIG_SYS_OR_TIMING_FLASH      (OR_ACS_DIV1  | OR_TRLX | OR_CSNT_SAM | \
 347                                  OR_SCY_3_CLK | OR_EHTR | OR_BI)
 348
 349 #define CONFIG_SYS_OR0_REMAP    (CONFIG_SYS_REMAP_OR_AM  | CONFIG_SYS_OR_TIMING_FLASH)
 350 #define CONFIG_SYS_OR0_PRELIM   (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_FLASH)
 351 #define CONFIG_SYS_BR0_PRELIM   ((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_V )
 352
 353 #define CONFIG_SYS_OR1_REMAP    CONFIG_SYS_OR0_REMAP
 354 #define CONFIG_SYS_OR1_PRELIM   CONFIG_SYS_OR0_PRELIM
 355 #define CONFIG_SYS_BR1_PRELIM   ((FLASH_BASE1_PRELIM & BR_BA_MSK) | BR_V )
 356
 357 /*
 358  * BR2/3 and OR2/3 (SDRAM)
 359  *
 360  */
 361 #define SDRAM_BASE2_PRELIM      0x00000000      /* SDRAM bank #0        */
 362 #define SDRAM_BASE3_PRELIM      0x20000000      /* SDRAM bank #1        */
 363 #define SDRAM_MAX_SIZE          0x04000000      /* max 64 MB per bank   */
 364
 365 /* SDRAM timing: Multiplexed addresses, GPL5 output to GPL5_A (don't care)      */
 366 #define CONFIG_SYS_OR_TIMING_SDRAM      0x00000A00
 367
 368 #define CONFIG_SYS_OR2_PRELIM   (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_SDRAM )
 369 #define CONFIG_SYS_BR2_PRELIM   ((SDRAM_BASE2_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
 370
 371 #ifndef CONFIG_CAN_DRIVER
 372 #define CONFIG_SYS_OR3_PRELIM   CONFIG_SYS_OR2_PRELIM
 373 #define CONFIG_SYS_BR3_PRELIM   ((SDRAM_BASE3_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
 374 #else   /* CAN uses CS3#, so we can have only one SDRAM bank anyway */
 375 #define CONFIG_SYS_CAN_BASE             0xC0000000      /* CAN mapped at 0xC0000000     */
 376 #define CONFIG_SYS_CAN_OR_AM            0xFFFF8000      /* 32 kB address mask           */
 377 #define CONFIG_SYS_OR3_CAN              (CONFIG_SYS_CAN_OR_AM | OR_G5LA | OR_BI)
 378 #define CONFIG_SYS_BR3_CAN              ((CONFIG_SYS_CAN_BASE & BR_BA_MSK) | \
 379                                         BR_PS_8 | BR_MS_UPMB | BR_V )
 380 #endif  /* CONFIG_CAN_DRIVER */
 381
 382 /*
 383  * Memory Periodic Timer Prescaler
 384  *
 385  * The Divider for PTA (refresh timer) configuration is based on an
 386  * example SDRAM configuration (64 MBit, one bank). The adjustment to
 387  * the number of chip selects (NCS) and the actually needed refresh
 388  * rate is done by setting MPTPR.
 389  *
 390  * PTA is calculated from
 391  *      PTA = (gclk * Trefresh) / ((2 ^ (2 * DFBRG)) * PTP * NCS)
 392  *
 393  *      gclk      CPU clock (not bus clock!)
 394  *      Trefresh  Refresh cycle * 4 (four word bursts used)
 395  *
 396  * 4096  Rows from SDRAM example configuration
 397  * 1000  factor s -> ms
 398  *   32  PTP (pre-divider from MPTPR) from SDRAM example configuration
 399  *    4  Number of refresh cycles per period
 400  *   64  Refresh cycle in ms per number of rows
 401  * --------------------------------------------
 402  * Divider = 4096 * 32 * 1000 / (4 * 64) = 512000
 403  *
 404  *  50 MHz =>  50.000.000 / Divider =  98
 405  *  66 Mhz =>  66.000.000 / Divider = 129
 406  *  80 Mhz =>  80.000.000 / Divider = 156
 407  * 100 Mhz => 100.000.000 / Divider = 195
 408  */
 409
 410 #define CONFIG_SYS_PTA_PER_CLK  ((4096 * 32 * 1000) / (4 * 64))
 411 #define CONFIG_SYS_MAMR_PTA     98
 412
 413 /*
 414  * For 16 MBit, refresh rates could be 31.3 us
 415  * (= 64 ms / 2K = 125 / quad bursts).
 416  * For a simpler initialization, 15.6 us is used instead.
 417  *
 418  * #define CONFIG_SYS_MPTPR_2BK_2K      MPTPR_PTP_DIV32         for 2 banks
 419  * #define CONFIG_SYS_MPTPR_1BK_2K      MPTPR_PTP_DIV64         for 1 bank
 420  */
 421 #define CONFIG_SYS_MPTPR_2BK_4K MPTPR_PTP_DIV16         /* setting for 2 banks  */
 422 #define CONFIG_SYS_MPTPR_1BK_4K MPTPR_PTP_DIV32         /* setting for 1 bank   */
 423
 424 /* refresh rate 7.8 us (= 64 ms / 8K = 31.2 / quad bursts) for 256 MBit         */
 425 #define CONFIG_SYS_MPTPR_2BK_8K MPTPR_PTP_DIV8          /* setting for 2 banks  */
 426 #define CONFIG_SYS_MPTPR_1BK_8K MPTPR_PTP_DIV16         /* setting for 1 bank   */
 427
 428 /*
 429  * MAMR settings for SDRAM
 430  */
 431
 432 /* 8 column SDRAM */
 433 #define CONFIG_SYS_MAMR_8COL    ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT)  | MAMR_PTAE       |   \
 434                          MAMR_AMA_TYPE_0 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A11 |   \
 435                          MAMR_RLFA_1X    | MAMR_WLFA_1X    | MAMR_TLFA_4X)
 436 /* 9 column SDRAM */
 437 #define CONFIG_SYS_MAMR_9COL    ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT)  | MAMR_PTAE       |   \
 438                          MAMR_AMA_TYPE_1 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A10 |   \
 439                          MAMR_RLFA_1X    | MAMR_WLFA_1X    | MAMR_TLFA_4X)
 440
 441 #define CONFIG_SCC1_ENET
 442 #define CONFIG_FEC_ENET
 443 #define CONFIG_ETHPRIME         "SCC"
 444
 445 #define CONFIG_HWCONFIG         1
 446
 447 #endif  /* __CONFIG_H */