]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/UCP1020.h
a0255dcb52be32e0ce9d22332f439ca62a650919
[people/ms/u-boot.git] / include / configs / UCP1020.h
1 /*
2 * Copyright 2013-2015 Arcturus Networks, Inc.
3 * http://www.arcturusnetworks.com/products/ucp1020/
4 * based on include/configs/p1_p2_rdb_pc.h
5 * original copyright follows:
6 * Copyright 2009-2011 Freescale Semiconductor, Inc.
7 *
8 * SPDX-License-Identifier: GPL-2.0+
9 */
10
11 /*
12 * QorIQ uCP1020-xx boards configuration file
13 */
14 #ifndef __CONFIG_H
15 #define __CONFIG_H
16
17 #define CONFIG_FSL_ELBC
18 #define CONFIG_PCIE1 /* PCIE controller 1 (slot 1) */
19 #define CONFIG_PCIE2 /* PCIE controller 2 (slot 2) */
20 #define CONFIG_FSL_PCI_INIT /* Use common FSL init code */
21 #define CONFIG_PCI_INDIRECT_BRIDGE /* indirect PCI bridge support */
22 #define CONFIG_FSL_PCIE_RESET /* need PCIe reset errata */
23 #define CONFIG_SYS_PCI_64BIT /* enable 64-bit PCI resources */
24
25 #if defined(CONFIG_TARTGET_UCP1020T1)
26
27 #define CONFIG_UCP1020_REV_1_3
28
29 #define CONFIG_BOARDNAME "uCP1020-64EE512-0U1-XR-T1"
30
31 #define CONFIG_TSEC_ENET
32 #define CONFIG_TSEC1
33 #define CONFIG_TSEC3
34 #define CONFIG_HAS_ETH0
35 #define CONFIG_HAS_ETH1
36 #define CONFIG_ETHADDR 00:19:D3:FF:FF:FF
37 #define CONFIG_ETH1ADDR 00:19:D3:FF:FF:FE
38 #define CONFIG_ETH2ADDR 00:19:D3:FF:FF:FD
39 #define CONFIG_IPADDR 10.80.41.229
40 #define CONFIG_SERVERIP 10.80.41.227
41 #define CONFIG_NETMASK 255.255.252.0
42 #define CONFIG_ETHPRIME "eTSEC3"
43
44 #ifndef CONFIG_SPI_FLASH
45 #endif
46 #define CONFIG_SYS_REDUNDAND_ENVIRONMENT
47
48 #define CONFIG_SYS_L2_SIZE (256 << 10)
49
50 #define CONFIG_LAST_STAGE_INIT
51
52 #endif
53
54 #if defined(CONFIG_TARGET_UCP1020)
55
56 #define CONFIG_UCP1020
57 #define CONFIG_UCP1020_REV_1_3
58
59 #define CONFIG_BOARDNAME_LOCAL "uCP1020-64EEE512-OU1-XR"
60
61 #define CONFIG_TSEC_ENET
62 #define CONFIG_TSEC1
63 #define CONFIG_TSEC2
64 #define CONFIG_TSEC3
65 #define CONFIG_HAS_ETH0
66 #define CONFIG_HAS_ETH1
67 #define CONFIG_HAS_ETH2
68 #define CONFIG_ETHADDR 00:06:3B:FF:FF:FF
69 #define CONFIG_ETH1ADDR 00:06:3B:FF:FF:FE
70 #define CONFIG_ETH2ADDR 00:06:3B:FF:FF:FD
71 #define CONFIG_IPADDR 192.168.1.81
72 #define CONFIG_IPADDR1 192.168.1.82
73 #define CONFIG_IPADDR2 192.168.1.83
74 #define CONFIG_SERVERIP 192.168.1.80
75 #define CONFIG_GATEWAYIP 102.168.1.1
76 #define CONFIG_NETMASK 255.255.255.0
77 #define CONFIG_ETHPRIME "eTSEC1"
78
79 #ifndef CONFIG_SPI_FLASH
80 #endif
81 #define CONFIG_SYS_REDUNDAND_ENVIRONMENT
82
83 #define CONFIG_SYS_L2_SIZE (256 << 10)
84
85 #define CONFIG_LAST_STAGE_INIT
86
87 #endif
88
89 #ifdef CONFIG_SDCARD
90 #define CONFIG_RAMBOOT_SDCARD
91 #define CONFIG_SYS_RAMBOOT
92 #define CONFIG_SYS_EXTRA_ENV_RELOC
93 #define CONFIG_SYS_TEXT_BASE 0x11000000
94 #define CONFIG_RESET_VECTOR_ADDRESS 0x1107fffc
95 #endif
96
97 #ifdef CONFIG_SPIFLASH
98 #define CONFIG_RAMBOOT_SPIFLASH
99 #define CONFIG_SYS_RAMBOOT
100 #define CONFIG_SYS_EXTRA_ENV_RELOC
101 #define CONFIG_SYS_TEXT_BASE 0x11000000
102 #define CONFIG_RESET_VECTOR_ADDRESS 0x1107fffc
103 #endif
104
105 #ifndef CONFIG_SYS_TEXT_BASE
106 #define CONFIG_SYS_TEXT_BASE 0xeff80000
107 #endif
108 #define CONFIG_SYS_TEXT_BASE_NOR 0xeff80000
109
110 #ifndef CONFIG_RESET_VECTOR_ADDRESS
111 #define CONFIG_RESET_VECTOR_ADDRESS 0xeffffffc
112 #endif
113
114 #ifndef CONFIG_SYS_MONITOR_BASE
115 #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
116 #endif
117
118 #define CONFIG_MP
119
120 #define CONFIG_ENV_OVERWRITE
121
122 #define CONFIG_CMD_SATA
123 #define CONFIG_SATA_SIL
124 #define CONFIG_SYS_SATA_MAX_DEVICE 2
125 #define CONFIG_LIBATA
126 #define CONFIG_LBA48
127
128 #define CONFIG_SYS_CLK_FREQ 66666666
129 #define CONFIG_DDR_CLK_FREQ 66666666
130
131 #define CONFIG_HWCONFIG
132
133 #define CONFIG_DTT_ADM1021 1 /* ADM1021 temp sensor support */
134 #define CONFIG_SYS_DTT_BUS_NUM 1 /* The I2C bus for DTT */
135 #define CONFIG_DTT_SENSORS { 0, 1 } /* Sensor index */
136 /*
137 * ADM1021/NCT72 temp sensor configuration (see dtt/adm1021.c for details).
138 * there will be one entry in this array for each two (dummy) sensors in
139 * CONFIG_DTT_SENSORS.
140 *
141 * For uCP1020 module:
142 * - only one ADM1021/NCT72
143 * - i2c addr 0x41
144 * - conversion rate 0x02 = 0.25 conversions/second
145 * - ALERT output disabled
146 * - local temp sensor enabled, min set to 0 deg, max set to 85 deg
147 * - remote temp sensor enabled, min set to 0 deg, max set to 85 deg
148 */
149 #define CONFIG_SYS_DTT_ADM1021 { { CONFIG_SYS_I2C_NCT72_ADDR, \
150 0x02, 0, 1, 0, 85, 1, 0, 85} }
151
152 #define CONFIG_CMD_DTT
153
154 /*
155 * These can be toggled for performance analysis, otherwise use default.
156 */
157 #define CONFIG_L2_CACHE
158 #define CONFIG_BTB
159
160 #define CONFIG_ENABLE_36BIT_PHYS
161
162 #define CONFIG_SYS_MEMTEST_START 0x00200000 /* memtest works on */
163 #define CONFIG_SYS_MEMTEST_END 0x1fffffff
164 #define CONFIG_PANIC_HANG /* do not reset board on panic */
165
166 #define CONFIG_SYS_CCSRBAR 0xffe00000
167 #define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
168
169 /* IN case of NAND bootloader relocate CCSRBAR in RAMboot code not in the 4k
170 SPL code*/
171 #ifdef CONFIG_SPL_BUILD
172 #define CONFIG_SYS_CCSR_DO_NOT_RELOCATE
173 #endif
174
175 /* DDR Setup */
176 #define CONFIG_DDR_ECC_ENABLE
177 #ifndef CONFIG_DDR_ECC_ENABLE
178 #define CONFIG_SYS_DDR_RAW_TIMING
179 #define CONFIG_DDR_SPD
180 #endif
181 #define CONFIG_SYS_SPD_BUS_NUM 1
182 #undef CONFIG_FSL_DDR_INTERACTIVE
183
184 #define CONFIG_SYS_SDRAM_SIZE_LAW LAW_SIZE_512M
185 #define CONFIG_CHIP_SELECTS_PER_CTRL 1
186 #define CONFIG_SYS_SDRAM_SIZE (1u << (CONFIG_SYS_SDRAM_SIZE_LAW - 19))
187 #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
188 #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
189
190 #define CONFIG_DIMM_SLOTS_PER_CTLR 1
191
192 /* Default settings for DDR3 */
193 #define CONFIG_SYS_DDR_CS0_BNDS 0x0000003f
194 #define CONFIG_SYS_DDR_CS0_CONFIG 0x80014302
195 #define CONFIG_SYS_DDR_CS0_CONFIG_2 0x00000000
196 #define CONFIG_SYS_DDR_CS1_BNDS 0x0040007f
197 #define CONFIG_SYS_DDR_CS1_CONFIG 0x80014302
198 #define CONFIG_SYS_DDR_CS1_CONFIG_2 0x00000000
199
200 #define CONFIG_SYS_DDR_DATA_INIT 0xdeadbeef
201 #define CONFIG_SYS_DDR_INIT_ADDR 0x00000000
202 #define CONFIG_SYS_DDR_INIT_EXT_ADDR 0x00000000
203 #define CONFIG_SYS_DDR_MODE_CONTROL 0x00000000
204
205 #define CONFIG_SYS_DDR_ZQ_CONTROL 0x89080600
206 #define CONFIG_SYS_DDR_WRLVL_CONTROL 0x8655A608
207 #define CONFIG_SYS_DDR_SR_CNTR 0x00000000
208 #define CONFIG_SYS_DDR_RCW_1 0x00000000
209 #define CONFIG_SYS_DDR_RCW_2 0x00000000
210 #ifdef CONFIG_DDR_ECC_ENABLE
211 #define CONFIG_SYS_DDR_CONTROL 0xE70C0000 /* Type = DDR3 & ECC */
212 #else
213 #define CONFIG_SYS_DDR_CONTROL 0xC70C0000 /* Type = DDR3 */
214 #endif
215 #define CONFIG_SYS_DDR_CONTROL_2 0x04401050
216 #define CONFIG_SYS_DDR_TIMING_4 0x00220001
217 #define CONFIG_SYS_DDR_TIMING_5 0x03402400
218
219 #define CONFIG_SYS_DDR_TIMING_3 0x00020000
220 #define CONFIG_SYS_DDR_TIMING_0 0x00330004
221 #define CONFIG_SYS_DDR_TIMING_1 0x6f6B4846
222 #define CONFIG_SYS_DDR_TIMING_2 0x0FA8C8CF
223 #define CONFIG_SYS_DDR_CLK_CTRL 0x03000000
224 #define CONFIG_SYS_DDR_MODE_1 0x40461520
225 #define CONFIG_SYS_DDR_MODE_2 0x8000c000
226 #define CONFIG_SYS_DDR_INTERVAL 0x0C300000
227
228 #undef CONFIG_CLOCKS_IN_MHZ
229
230 /*
231 * Memory map
232 *
233 * 0x0000_0000 0x7fff_ffff DDR Up to 2GB cacheable
234 * 0x8000_0000 0xdfff_ffff PCI Express Mem 1G non-cacheable(PCIe * 2)
235 * 0xec00_0000 0xefff_ffff NOR flash Up to 64M non-cacheable CS0/1
236 * 0xf8f8_0000 0xf8ff_ffff L2 SRAM Up to 256K cacheable
237 * (early boot only)
238 * 0xffc0_0000 0xffc3_ffff PCI IO range 256k non-cacheable
239 * 0xffd0_0000 0xffd0_3fff L1 for stack 16K cacheable
240 * 0xffe0_0000 0xffef_ffff CCSR 1M non-cacheable
241 */
242
243 /*
244 * Local Bus Definitions
245 */
246 #define CONFIG_SYS_MAX_FLASH_SECT 512 /* 64M */
247 #define CONFIG_SYS_FLASH_BASE 0xec000000
248
249 #define CONFIG_SYS_FLASH_BASE_PHYS CONFIG_SYS_FLASH_BASE
250
251 #define CONFIG_FLASH_BR_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) \
252 | BR_PS_16 | BR_V)
253
254 #define CONFIG_FLASH_OR_PRELIM 0xfc000ff7
255
256 #define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE_PHYS}
257 #define CONFIG_SYS_FLASH_QUIET_TEST
258 #define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */
259
260 #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
261
262 #undef CONFIG_SYS_FLASH_CHECKSUM
263 #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
264 #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
265
266 #define CONFIG_FLASH_CFI_DRIVER
267 #define CONFIG_SYS_FLASH_CFI
268 #define CONFIG_SYS_FLASH_EMPTY_INFO
269 #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
270
271 #define CONFIG_BOARD_EARLY_INIT_R /* call board_early_init_r function */
272
273 #define CONFIG_SYS_INIT_RAM_LOCK
274 #define CONFIG_SYS_INIT_RAM_ADDR 0xffd00000 /* stack in RAM */
275 /* Initial L1 address */
276 #define CONFIG_SYS_INIT_RAM_ADDR_PHYS CONFIG_SYS_INIT_RAM_ADDR
277 #define CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH 0
278 #define CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW CONFIG_SYS_INIT_RAM_ADDR_PHYS
279 /* Size of used area in RAM */
280 #define CONFIG_SYS_INIT_RAM_SIZE 0x00004000
281
282 #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \
283 GENERATED_GBL_DATA_SIZE)
284 #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
285
286 #define CONFIG_SYS_MONITOR_LEN (256 * 1024)/* Reserve 256 kB for Mon */
287 #define CONFIG_SYS_MALLOC_LEN (1024 * 1024)/* Reserved for malloc */
288
289 #define CONFIG_SYS_PMC_BASE 0xff980000
290 #define CONFIG_SYS_PMC_BASE_PHYS CONFIG_SYS_PMC_BASE
291 #define CONFIG_PMC_BR_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_PMC_BASE_PHYS) | \
292 BR_PS_8 | BR_V)
293 #define CONFIG_PMC_OR_PRELIM (OR_AM_64KB | OR_GPCM_CSNT | OR_GPCM_XACS | \
294 OR_GPCM_SCY | OR_GPCM_TRLX | OR_GPCM_EHTR | \
295 OR_GPCM_EAD)
296
297 #define CONFIG_SYS_BR0_PRELIM CONFIG_FLASH_BR_PRELIM /* NOR Base Address */
298 #define CONFIG_SYS_OR0_PRELIM CONFIG_FLASH_OR_PRELIM /* NOR Options */
299 #ifdef CONFIG_NAND_FSL_ELBC
300 #define CONFIG_SYS_BR1_PRELIM CONFIG_SYS_NAND_BR_PRELIM /* NAND Base Addr */
301 #define CONFIG_SYS_OR1_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */
302 #endif
303
304 /* Serial Port - controlled on board with jumper J8
305 * open - index 2
306 * shorted - index 1
307 */
308 #define CONFIG_CONS_INDEX 1
309 #undef CONFIG_SERIAL_SOFTWARE_FIFO
310 #define CONFIG_SYS_NS16550_SERIAL
311 #define CONFIG_SYS_NS16550_REG_SIZE 1
312 #define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
313 #if defined(CONFIG_SPL_BUILD) && defined(CONFIG_SPL_INIT_MINIMAL)
314 #define CONFIG_NS16550_MIN_FUNCTIONS
315 #endif
316
317 #define CONFIG_SYS_BAUDRATE_TABLE \
318 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
319
320 #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR + 0x4500)
321 #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR + 0x4600)
322
323 /* I2C */
324 #define CONFIG_SYS_I2C
325 #define CONFIG_SYS_I2C_FSL
326 #define CONFIG_SYS_FSL_I2C_SPEED 400000
327 #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
328 #define CONFIG_SYS_FSL_I2C_OFFSET 0x3000
329 #define CONFIG_SYS_FSL_I2C2_SPEED 400000
330 #define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F
331 #define CONFIG_SYS_FSL_I2C2_OFFSET 0x3100
332 #define CONFIG_SYS_I2C_NOPROBES { {0, 0x29} }
333 #define CONFIG_SYS_SPD_BUS_NUM 1 /* For rom_loc and flash bank */
334
335 #define CONFIG_RTC_DS1337
336 #define CONFIG_SYS_RTC_DS1337_NOOSC
337 #define CONFIG_SYS_I2C_RTC_ADDR 0x68
338 #define CONFIG_SYS_I2C_PCA9557_ADDR 0x18
339 #define CONFIG_SYS_I2C_NCT72_ADDR 0x4C
340 #define CONFIG_SYS_I2C_IDT6V49205B 0x69
341
342 /*
343 * eSPI - Enhanced SPI
344 */
345 #define CONFIG_HARD_SPI
346
347 #define CONFIG_SF_DEFAULT_SPEED 10000000
348 #define CONFIG_SF_DEFAULT_MODE SPI_MODE_0
349
350 #if defined(CONFIG_PCI)
351 /*
352 * General PCI
353 * Memory space is mapped 1-1, but I/O space must start from 0.
354 */
355
356 /* controller 2, direct to uli, tgtid 2, Base address 9000 */
357 #define CONFIG_SYS_PCIE2_NAME "PCIe SLOT CON9"
358 #define CONFIG_SYS_PCIE2_MEM_VIRT 0xa0000000
359 #define CONFIG_SYS_PCIE2_MEM_BUS 0xa0000000
360 #define CONFIG_SYS_PCIE2_MEM_PHYS 0xa0000000
361 #define CONFIG_SYS_PCIE2_MEM_SIZE 0x20000000 /* 512M */
362 #define CONFIG_SYS_PCIE2_IO_VIRT 0xffc10000
363 #define CONFIG_SYS_PCIE2_IO_BUS 0x00000000
364 #define CONFIG_SYS_PCIE2_IO_PHYS 0xffc10000
365 #define CONFIG_SYS_PCIE2_IO_SIZE 0x00010000 /* 64k */
366
367 /* controller 1, Slot 2, tgtid 1, Base address a000 */
368 #define CONFIG_SYS_PCIE1_NAME "PCIe SLOT CON10"
369 #define CONFIG_SYS_PCIE1_MEM_VIRT 0x80000000
370 #define CONFIG_SYS_PCIE1_MEM_BUS 0x80000000
371 #define CONFIG_SYS_PCIE1_MEM_PHYS 0x80000000
372 #define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000 /* 512M */
373 #define CONFIG_SYS_PCIE1_IO_VIRT 0xffc00000
374 #define CONFIG_SYS_PCIE1_IO_BUS 0x00000000
375 #define CONFIG_SYS_PCIE1_IO_PHYS 0xffc00000
376 #define CONFIG_SYS_PCIE1_IO_SIZE 0x00010000 /* 64k */
377
378 #define CONFIG_CMD_PCI
379
380 #define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
381 #define CONFIG_DOS_PARTITION
382 #endif /* CONFIG_PCI */
383
384 /*
385 * Environment
386 */
387 #ifdef CONFIG_ENV_FIT_UCBOOT
388
389 #define CONFIG_ENV_IS_IN_FLASH
390 #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x20000)
391 #define CONFIG_ENV_SIZE 0x20000
392 #define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K (one sector) */
393
394 #else
395
396 #define CONFIG_ENV_SPI_BUS 0
397 #define CONFIG_ENV_SPI_CS 0
398 #define CONFIG_ENV_SPI_MAX_HZ 10000000
399 #define CONFIG_ENV_SPI_MODE 0
400
401 #ifdef CONFIG_RAMBOOT_SPIFLASH
402
403 #define CONFIG_ENV_IS_IN_SPI_FLASH
404 #define CONFIG_ENV_SIZE 0x3000 /* 12KB */
405 #define CONFIG_ENV_OFFSET 0x2000 /* 8KB */
406 #define CONFIG_ENV_SECT_SIZE 0x1000
407
408 #if defined(CONFIG_SYS_REDUNDAND_ENVIRONMENT)
409 /* Address and size of Redundant Environment Sector */
410 #define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE)
411 #define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE
412 #endif
413
414 #elif defined(CONFIG_RAMBOOT_SDCARD)
415 #define CONFIG_ENV_IS_IN_MMC
416 #define CONFIG_FSL_FIXED_MMC_LOCATION
417 #define CONFIG_ENV_SIZE 0x2000
418 #define CONFIG_SYS_MMC_ENV_DEV 0
419
420 #elif defined(CONFIG_SYS_RAMBOOT)
421 #define CONFIG_ENV_IS_NOWHERE /* Store ENV in memory only */
422 #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - 0x1000)
423 #define CONFIG_ENV_SIZE 0x2000
424
425 #else
426 #define CONFIG_ENV_IS_IN_FLASH
427 #define CONFIG_ENV_BASE (CONFIG_SYS_FLASH_BASE)
428 #define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K (one sector) */
429 #define CONFIG_ENV_SIZE CONFIG_ENV_SECT_SIZE
430 #define CONFIG_ENV_ADDR (CONFIG_ENV_BASE + 0xC0000)
431 #if defined(CONFIG_SYS_REDUNDAND_ENVIRONMENT)
432 /* Address and size of Redundant Environment Sector */
433 #define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SIZE)
434 #define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE
435 #endif
436
437 #endif
438
439 #endif /* CONFIG_ENV_FIT_UCBOOT */
440
441 #define CONFIG_LOADS_ECHO /* echo on for serial download */
442 #define CONFIG_SYS_LOADS_BAUD_CHANGE /* allow baudrate change */
443
444 /*
445 * Command line configuration.
446 */
447 #define CONFIG_CMD_IRQ
448 #define CONFIG_CMD_DATE
449 #define CONFIG_CMD_IRQ
450 #define CONFIG_CMD_REGINFO
451 #define CONFIG_CMD_ERRATA
452 #define CONFIG_CMD_CRAMFS
453
454 /*
455 * USB
456 */
457 #define CONFIG_HAS_FSL_DR_USB
458
459 #if defined(CONFIG_HAS_FSL_DR_USB)
460 #define CONFIG_USB_EHCI
461
462 #define CONFIG_USB_MAX_CONTROLLER_COUNT 1
463
464 #ifdef CONFIG_USB_EHCI
465 #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
466 #define CONFIG_USB_EHCI_FSL
467 #endif
468 #endif
469
470 #undef CONFIG_WATCHDOG /* watchdog disabled */
471
472 #ifdef CONFIG_MMC
473 #define CONFIG_FSL_ESDHC
474 #define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR
475 #define CONFIG_MMC_SPI
476 #define CONFIG_CMD_MMC_SPI
477 #define CONFIG_GENERIC_MMC
478 #endif
479
480 #if defined(CONFIG_MMC) || defined(CONFIG_USB_EHCI) || defined(CONFIG_FSL_SATA)
481 #define CONFIG_DOS_PARTITION
482 #endif
483
484 /* Misc Extra Settings */
485 #undef CONFIG_WATCHDOG /* watchdog disabled */
486
487 /*
488 * Miscellaneous configurable options
489 */
490 #define CONFIG_SYS_LONGHELP /* undef to save memory */
491 #define CONFIG_CMDLINE_EDITING /* Command-line editing */
492 #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
493 #if defined(CONFIG_CMD_KGDB)
494 #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
495 #else
496 #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
497 #endif
498 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
499 /* Print Buffer Size */
500 #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
501 #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE/* Boot Argument Buffer Size */
502 #define CONFIG_SYS_HZ 1000 /* decrementer freq: 1ms tick */
503
504 /*
505 * For booting Linux, the board info and command line data
506 * have to be in the first 64 MB of memory, since this is
507 * the maximum mapped by the Linux kernel during initialization.
508 */
509 #define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial Memory for Linux*/
510 #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
511
512 #if defined(CONFIG_CMD_KGDB)
513 #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
514 #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
515 #endif
516
517 /*
518 * Environment Configuration
519 */
520
521 #if defined(CONFIG_TSEC_ENET)
522
523 #if defined(CONFIG_UCP1020_REV_1_2)
524 #define CONFIG_PHY_MICREL_KSZ9021
525 #elif defined(CONFIG_UCP1020_REV_1_3)
526 #define CONFIG_PHY_MICREL_KSZ9031
527 #else
528 #error "UCP1020 module revision is not defined !!!"
529 #endif
530
531 #define CONFIG_BOOTP_SERVERIP
532
533 #define CONFIG_MII /* MII PHY management */
534 #define CONFIG_TSEC1_NAME "eTSEC1"
535 #define CONFIG_TSEC2_NAME "eTSEC2"
536 #define CONFIG_TSEC3_NAME "eTSEC3"
537
538 #define TSEC1_PHY_ADDR 4
539 #define TSEC2_PHY_ADDR 0
540 #define TSEC2_PHY_ADDR_SGMII 0x00
541 #define TSEC3_PHY_ADDR 6
542
543 #define TSEC1_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
544 #define TSEC2_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
545 #define TSEC3_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
546
547 #define TSEC1_PHYIDX 0
548 #define TSEC2_PHYIDX 0
549 #define TSEC3_PHYIDX 0
550
551 #define CONFIG_PHY_GIGE 1 /* Include GbE speed/duplex detection */
552
553 #endif
554
555 #define CONFIG_HOSTNAME UCP1020
556 #define CONFIG_ROOTPATH "/opt/nfsroot"
557 #define CONFIG_BOOTFILE "uImage"
558 #define CONFIG_UBOOTPATH u-boot.bin /* U-Boot image on TFTP server */
559
560 /* default location for tftp and bootm */
561 #define CONFIG_LOADADDR 1000000
562
563 #define CONFIG_BOOTARGS /* the boot command will set bootargs */
564
565 #define CONFIG_BAUDRATE 115200
566
567 #if defined(CONFIG_DONGLE)
568
569 #define CONFIG_EXTRA_ENV_SETTINGS \
570 "bootcmd=run prog_spi_mbrbootcramfs\0" \
571 "bootfile=uImage\0" \
572 "consoledev=ttyS0\0" \
573 "cramfsfile=image.cramfs\0" \
574 "dtbaddr=0x00c00000\0" \
575 "dtbfile=image.dtb\0" \
576 "ethaddr=" __stringify(CONFIG_ETHADDR) "\0" \
577 "eth1addr=" __stringify(CONFIG_ETH1ADDR) "\0" \
578 "eth2addr=" __stringify(CONFIG_ETH2ADDR) "\0" \
579 "fileaddr=0x01000000\0" \
580 "filesize=0x00080000\0" \
581 "flashmbr=sf probe 0; " \
582 "tftp $loadaddr $mbr; " \
583 "sf erase $mbr_offset +$filesize; " \
584 "sf write $loadaddr $mbr_offset $filesize\0" \
585 "flashrecovery=tftp $recoveryaddr $cramfsfile; " \
586 "protect off $nor_recoveryaddr +$filesize; " \
587 "erase $nor_recoveryaddr +$filesize; " \
588 "cp.b $recoveryaddr $nor_recoveryaddr $filesize; " \
589 "protect on $nor_recoveryaddr +$filesize\0 " \
590 "flashuboot=tftp $ubootaddr $ubootfile; " \
591 "protect off $nor_ubootaddr +$filesize; " \
592 "erase $nor_ubootaddr +$filesize; " \
593 "cp.b $ubootaddr $nor_ubootaddr $filesize; " \
594 "protect on $nor_ubootaddr +$filesize\0 " \
595 "flashworking=tftp $workingaddr $cramfsfile; " \
596 "protect off $nor_workingaddr +$filesize; " \
597 "erase $nor_workingaddr +$filesize; " \
598 "cp.b $workingaddr $nor_workingaddr $filesize; " \
599 "protect on $nor_workingaddr +$filesize\0 " \
600 "hwconfig=usb1:dr_mode=host,phy_type=ulpi\0 " \
601 "kerneladdr=0x01100000\0" \
602 "kernelfile=uImage\0" \
603 "loadaddr=0x01000000\0" \
604 "mbr=uCP1020d.mbr\0" \
605 "mbr_offset=0x00000000\0" \
606 "mmbr=uCP1020Quiet.mbr\0" \
607 "mmcpart=0:2\0" \
608 "mmc__mbrd=fatload mmc $mmcpart $loadaddr $mbr; " \
609 "mmc erase 1 1; " \
610 "mmc write $loadaddr 1 1\0" \
611 "mmc__uboot=fatload mmc $mmcpart $loadaddr $ubootfile; " \
612 "mmc erase 0x40 0x400; " \
613 "mmc write $loadaddr 0x40 0x400\0" \
614 "netdev=eth0\0" \
615 "nor_recoveryaddr=0xEC0A0000\0" \
616 "nor_ubootaddr=0xEFF80000\0" \
617 "nor_workingaddr=0xECFA0000\0" \
618 "norbootrecovery=setenv bootargs $recoverybootargs" \
619 " console=$consoledev,$baudrate $othbootargs; " \
620 "run norloadrecovery; " \
621 "bootm $kerneladdr - $dtbaddr\0" \
622 "norbootworking=setenv bootargs $workingbootargs" \
623 " console=$consoledev,$baudrate $othbootargs; " \
624 "run norloadworking; " \
625 "bootm $kerneladdr - $dtbaddr\0" \
626 "norloadrecovery=mw.l $kerneladdr 0x0 0x00a00000; " \
627 "setenv cramfsaddr $nor_recoveryaddr; " \
628 "cramfsload $dtbaddr $dtbfile; " \
629 "cramfsload $kerneladdr $kernelfile\0" \
630 "norloadworking=mw.l $kerneladdr 0x0 0x00a00000; " \
631 "setenv cramfsaddr $nor_workingaddr; " \
632 "cramfsload $dtbaddr $dtbfile; " \
633 "cramfsload $kerneladdr $kernelfile\0" \
634 "prog_spi_mbr=run spi__mbr\0" \
635 "prog_spi_mbrboot=run spi__mbr; run spi__boot1; run spi__boot2\0" \
636 "prog_spi_mbrbootcramfs=run spi__mbr; run spi__boot1; run spi__boot2; " \
637 "run spi__cramfs\0" \
638 "ramboot=setenv bootargs root=/dev/ram ramdisk_size=$ramdisk_size ro" \
639 " console=$consoledev,$baudrate $othbootargs; " \
640 "tftp $rootfsaddr $rootfsfile; " \
641 "tftp $loadaddr $kernelfile; " \
642 "tftp $dtbaddr $dtbfile; " \
643 "bootm $loadaddr $rootfsaddr $dtbaddr\0" \
644 "ramdisk_size=120000\0" \
645 "ramdiskfile=rootfs.ext2.gz.uboot\0" \
646 "recoveryaddr=0x02F00000\0" \
647 "recoverybootargs=root=/dev/mtdblock0 rootfstype=cramfs ro\0" \
648 "releasefpga=mw.l 0xffe0f000 0x00400000; mw.l 0xffe0f004 0x00000000; " \
649 "mw.l 0xffe0f008 0x00400000\0" \
650 "rootfsaddr=0x02F00000\0" \
651 "rootfsfile=rootfs.ext2.gz.uboot\0" \
652 "rootpath=/opt/nfsroot\0" \
653 "spi__boot1=fatload mmc $mmcpart $loadaddr u-boot.bin; " \
654 "protect off 0xeC000000 +$filesize; " \
655 "erase 0xEC000000 +$filesize; " \
656 "cp.b $loadaddr 0xEC000000 $filesize; " \
657 "cmp.b $loadaddr 0xEC000000 $filesize; " \
658 "protect on 0xeC000000 +$filesize\0" \
659 "spi__boot2=fatload mmc $mmcpart $loadaddr u-boot.bin; " \
660 "protect off 0xeFF80000 +$filesize; " \
661 "erase 0xEFF80000 +$filesize; " \
662 "cp.b $loadaddr 0xEFF80000 $filesize; " \
663 "cmp.b $loadaddr 0xEFF80000 $filesize; " \
664 "protect on 0xeFF80000 +$filesize\0" \
665 "spi__bootd=fatload mmc $mmcpart $loadaddr $ubootd; " \
666 "sf probe 0; sf erase 0x8000 +$filesize; " \
667 "sf write $loadaddr 0x8000 $filesize\0" \
668 "spi__cramfs=fatload mmc $mmcpart $loadaddr image.cramfs; " \
669 "protect off 0xec0a0000 +$filesize; " \
670 "erase 0xeC0A0000 +$filesize; " \
671 "cp.b $loadaddr 0xeC0A0000 $filesize; " \
672 "protect on 0xec0a0000 +$filesize\0" \
673 "spi__mbr=fatload mmc $mmcpart $loadaddr $mmbr; " \
674 "sf probe 1; sf erase 0 +$filesize; " \
675 "sf write $loadaddr 0 $filesize\0" \
676 "spi__mbrd=fatload mmc $mmcpart $loadaddr $mbr; " \
677 "sf probe 0; sf erase 0 +$filesize; " \
678 "sf write $loadaddr 0 $filesize\0" \
679 "tftpflash=tftpboot $loadaddr $uboot; " \
680 "protect off " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " +$filesize; " \
681 "erase " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " +$filesize; " \
682 "cp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " $filesize; " \
683 "protect on " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " +$filesize; " \
684 "cmp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " $filesize\0"\
685 "uboot= " __stringify(CONFIG_UBOOTPATH) "\0" \
686 "ubootaddr=0x01000000\0" \
687 "ubootfile=u-boot.bin\0" \
688 "ubootd=u-boot4dongle.bin\0" \
689 "upgrade=run flashworking\0" \
690 "usb_phy_type=ulpi\0 " \
691 "workingaddr=0x02F00000\0" \
692 "workingbootargs=root=/dev/mtdblock1 rootfstype=cramfs ro\0"
693
694 #else
695
696 #if defined(CONFIG_UCP1020T1)
697
698 #define CONFIG_EXTRA_ENV_SETTINGS \
699 "bootcmd=run releasefpga; run norbootworking || run norbootrecovery\0" \
700 "bootfile=uImage\0" \
701 "consoledev=ttyS0\0" \
702 "cramfsfile=image.cramfs\0" \
703 "dtbaddr=0x00c00000\0" \
704 "dtbfile=image.dtb\0" \
705 "ethaddr=" __stringify(CONFIG_ETHADDR) "\0" \
706 "eth1addr=" __stringify(CONFIG_ETH1ADDR) "\0" \
707 "eth2addr=" __stringify(CONFIG_ETH2ADDR) "\0" \
708 "fileaddr=0x01000000\0" \
709 "filesize=0x00080000\0" \
710 "flashmbr=sf probe 0; " \
711 "tftp $loadaddr $mbr; " \
712 "sf erase $mbr_offset +$filesize; " \
713 "sf write $loadaddr $mbr_offset $filesize\0" \
714 "flashrecovery=tftp $recoveryaddr $cramfsfile; " \
715 "protect off $nor_recoveryaddr +$filesize; " \
716 "erase $nor_recoveryaddr +$filesize; " \
717 "cp.b $recoveryaddr $nor_recoveryaddr $filesize; " \
718 "protect on $nor_recoveryaddr +$filesize\0 " \
719 "flashuboot=tftp $ubootaddr $ubootfile; " \
720 "protect off $nor_ubootaddr +$filesize; " \
721 "erase $nor_ubootaddr +$filesize; " \
722 "cp.b $ubootaddr $nor_ubootaddr $filesize; " \
723 "protect on $nor_ubootaddr +$filesize\0 " \
724 "flashworking=tftp $workingaddr $cramfsfile; " \
725 "protect off $nor_workingaddr +$filesize; " \
726 "erase $nor_workingaddr +$filesize; " \
727 "cp.b $workingaddr $nor_workingaddr $filesize; " \
728 "protect on $nor_workingaddr +$filesize\0 " \
729 "hwconfig=usb1:dr_mode=host,phy_type=ulpi\0 " \
730 "kerneladdr=0x01100000\0" \
731 "kernelfile=uImage\0" \
732 "loadaddr=0x01000000\0" \
733 "mbr=uCP1020.mbr\0" \
734 "mbr_offset=0x00000000\0" \
735 "netdev=eth0\0" \
736 "nor_recoveryaddr=0xEC0A0000\0" \
737 "nor_ubootaddr=0xEFF80000\0" \
738 "nor_workingaddr=0xECFA0000\0" \
739 "norbootrecovery=setenv bootargs $recoverybootargs" \
740 " console=$consoledev,$baudrate $othbootargs; " \
741 "run norloadrecovery; " \
742 "bootm $kerneladdr - $dtbaddr\0" \
743 "norbootworking=setenv bootargs $workingbootargs" \
744 " console=$consoledev,$baudrate $othbootargs; " \
745 "run norloadworking; " \
746 "bootm $kerneladdr - $dtbaddr\0" \
747 "norloadrecovery=mw.l $kerneladdr 0x0 0x00a00000; " \
748 "setenv cramfsaddr $nor_recoveryaddr; " \
749 "cramfsload $dtbaddr $dtbfile; " \
750 "cramfsload $kerneladdr $kernelfile\0" \
751 "norloadworking=mw.l $kerneladdr 0x0 0x00a00000; " \
752 "setenv cramfsaddr $nor_workingaddr; " \
753 "cramfsload $dtbaddr $dtbfile; " \
754 "cramfsload $kerneladdr $kernelfile\0" \
755 "othbootargs=quiet\0" \
756 "ramboot=setenv bootargs root=/dev/ram ramdisk_size=$ramdisk_size ro" \
757 " console=$consoledev,$baudrate $othbootargs; " \
758 "tftp $rootfsaddr $rootfsfile; " \
759 "tftp $loadaddr $kernelfile; " \
760 "tftp $dtbaddr $dtbfile; " \
761 "bootm $loadaddr $rootfsaddr $dtbaddr\0" \
762 "ramdisk_size=120000\0" \
763 "ramdiskfile=rootfs.ext2.gz.uboot\0" \
764 "recoveryaddr=0x02F00000\0" \
765 "recoverybootargs=root=/dev/mtdblock0 rootfstype=cramfs ro\0" \
766 "releasefpga=mw.l 0xffe0f000 0x00400000; mw.l 0xffe0f004 0x00000000; " \
767 "mw.l 0xffe0f008 0x00400000\0" \
768 "rootfsaddr=0x02F00000\0" \
769 "rootfsfile=rootfs.ext2.gz.uboot\0" \
770 "rootpath=/opt/nfsroot\0" \
771 "silent=1\0" \
772 "tftpflash=tftpboot $loadaddr $uboot; " \
773 "protect off " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " +$filesize; " \
774 "erase " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " +$filesize; " \
775 "cp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " $filesize; " \
776 "protect on " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " +$filesize; " \
777 "cmp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " $filesize\0"\
778 "uboot= " __stringify(CONFIG_UBOOTPATH) "\0" \
779 "ubootaddr=0x01000000\0" \
780 "ubootfile=u-boot.bin\0" \
781 "upgrade=run flashworking\0" \
782 "workingaddr=0x02F00000\0" \
783 "workingbootargs=root=/dev/mtdblock1 rootfstype=cramfs ro\0"
784
785 #else /* For Arcturus Modules */
786
787 #define CONFIG_EXTRA_ENV_SETTINGS \
788 "bootcmd=run norkernel\0" \
789 "bootfile=uImage\0" \
790 "consoledev=ttyS0\0" \
791 "dtbaddr=0x00c00000\0" \
792 "dtbfile=image.dtb\0" \
793 "ethaddr=" __stringify(CONFIG_ETHADDR) "\0" \
794 "eth1addr=" __stringify(CONFIG_ETH1ADDR) "\0" \
795 "eth2addr=" __stringify(CONFIG_ETH2ADDR) "\0" \
796 "fileaddr=0x01000000\0" \
797 "filesize=0x00080000\0" \
798 "flashmbr=sf probe 0; " \
799 "tftp $loadaddr $mbr; " \
800 "sf erase $mbr_offset +$filesize; " \
801 "sf write $loadaddr $mbr_offset $filesize\0" \
802 "flashuboot=tftp $loadaddr $ubootfile; " \
803 "protect off $nor_ubootaddr0 +$filesize; " \
804 "erase $nor_ubootaddr0 +$filesize; " \
805 "cp.b $loadaddr $nor_ubootaddr0 $filesize; " \
806 "protect on $nor_ubootaddr0 +$filesize; " \
807 "protect off $nor_ubootaddr1 +$filesize; " \
808 "erase $nor_ubootaddr1 +$filesize; " \
809 "cp.b $loadaddr $nor_ubootaddr1 $filesize; " \
810 "protect on $nor_ubootaddr1 +$filesize\0 " \
811 "format0=protect off $part0base +$part0size; " \
812 "erase $part0base +$part0size\0" \
813 "format1=protect off $part1base +$part1size; " \
814 "erase $part1base +$part1size\0" \
815 "format2=protect off $part2base +$part2size; " \
816 "erase $part2base +$part2size\0" \
817 "format3=protect off $part3base +$part3size; " \
818 "erase $part3base +$part3size\0" \
819 "hwconfig=usb1:dr_mode=host,phy_type=ulpi\0 " \
820 "kerneladdr=0x01100000\0" \
821 "kernelargs=root=/dev/mtdblock1 rootfstype=cramfs ro\0" \
822 "kernelfile=uImage\0" \
823 "loadaddr=0x01000000\0" \
824 "mbr=uCP1020.mbr\0" \
825 "mbr_offset=0x00000000\0" \
826 "netdev=eth0\0" \
827 "nor_ubootaddr0=0xEC000000\0" \
828 "nor_ubootaddr1=0xEFF80000\0" \
829 "norkernel=setenv bootargs $kernelargs console=$consoledev,$baudrate; " \
830 "run norkernelload; " \
831 "bootm $kerneladdr - $dtbaddr\0" \
832 "norkernelload=mw.l $kerneladdr 0x0 0x00a00000; " \
833 "setenv cramfsaddr $part0base; " \
834 "cramfsload $dtbaddr $dtbfile; " \
835 "cramfsload $kerneladdr $kernelfile\0" \
836 "part0base=0xEC100000\0" \
837 "part0size=0x00700000\0" \
838 "part1base=0xEC800000\0" \
839 "part1size=0x02000000\0" \
840 "part2base=0xEE800000\0" \
841 "part2size=0x00800000\0" \
842 "part3base=0xEF000000\0" \
843 "part3size=0x00F80000\0" \
844 "partENVbase=0xEC080000\0" \
845 "partENVsize=0x00080000\0" \
846 "program0=tftp part0-000000.bin; " \
847 "protect off $part0base +$filesize; " \
848 "erase $part0base +$filesize; " \
849 "cp.b $loadaddr $part0base $filesize; " \
850 "echo Verifying...; " \
851 "cmp.b $loadaddr $part0base $filesize\0" \
852 "program1=tftp part1-000000.bin; " \
853 "protect off $part1base +$filesize; " \
854 "erase $part1base +$filesize; " \
855 "cp.b $loadaddr $part1base $filesize; " \
856 "echo Verifying...; " \
857 "cmp.b $loadaddr $part1base $filesize\0" \
858 "program2=tftp part2-000000.bin; " \
859 "protect off $part2base +$filesize; " \
860 "erase $part2base +$filesize; " \
861 "cp.b $loadaddr $part2base $filesize; " \
862 "echo Verifying...; " \
863 "cmp.b $loadaddr $part2base $filesize\0" \
864 "ramboot=setenv bootargs root=/dev/ram ramdisk_size=$ramdisk_size ro" \
865 " console=$consoledev,$baudrate $othbootargs; " \
866 "tftp $rootfsaddr $rootfsfile; " \
867 "tftp $loadaddr $kernelfile; " \
868 "tftp $dtbaddr $dtbfile; " \
869 "bootm $loadaddr $rootfsaddr $dtbaddr\0" \
870 "ramdisk_size=120000\0" \
871 "ramdiskfile=rootfs.ext2.gz.uboot\0" \
872 "releasefpga=mw.l 0xffe0f000 0x00400000; mw.l 0xffe0f004 0x00000000; " \
873 "mw.l 0xffe0f008 0x00400000\0" \
874 "rootfsaddr=0x02F00000\0" \
875 "rootfsfile=rootfs.ext2.gz.uboot\0" \
876 "rootpath=/opt/nfsroot\0" \
877 "spi__mbr=fatload mmc $mmcpart $loadaddr $mmbr; " \
878 "sf probe 0; sf erase 0 +$filesize; " \
879 "sf write $loadaddr 0 $filesize\0" \
880 "spi__boot=fatload mmc $mmcpart $loadaddr u-boot.bin; " \
881 "protect off 0xeC000000 +$filesize; " \
882 "erase 0xEC000000 +$filesize; " \
883 "cp.b $loadaddr 0xEC000000 $filesize; " \
884 "cmp.b $loadaddr 0xEC000000 $filesize; " \
885 "protect on 0xeC000000 +$filesize\0" \
886 "tftpflash=tftpboot $loadaddr $uboot; " \
887 "protect off " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " +$filesize; " \
888 "erase " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " +$filesize; " \
889 "cp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " $filesize; " \
890 "protect on " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " +$filesize; " \
891 "cmp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE_NOR) " $filesize\0"\
892 "uboot= " __stringify(CONFIG_UBOOTPATH) "\0" \
893 "ubootfile=u-boot.bin\0" \
894 "upgrade=run flashuboot\0" \
895 "usb_phy_type=ulpi\0 " \
896 "boot_nfs= " \
897 "setenv bootargs root=/dev/nfs rw " \
898 "nfsroot=$serverip:$rootpath " \
899 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
900 "console=$consoledev,$baudrate $othbootargs;" \
901 "tftp $loadaddr $bootfile;" \
902 "tftp $fdtaddr $fdtfile;" \
903 "bootm $loadaddr - $fdtaddr\0" \
904 "boot_hd = " \
905 "setenv bootargs root=/dev/$bdev rw rootdelay=30 " \
906 "console=$consoledev,$baudrate $othbootargs;" \
907 "usb start;" \
908 "ext2load usb 0:1 $loadaddr /boot/$bootfile;" \
909 "ext2load usb 0:1 $fdtaddr /boot/$fdtfile;" \
910 "bootm $loadaddr - $fdtaddr\0" \
911 "boot_usb_fat = " \
912 "setenv bootargs root=/dev/ram rw " \
913 "console=$consoledev,$baudrate $othbootargs " \
914 "ramdisk_size=$ramdisk_size;" \
915 "usb start;" \
916 "fatload usb 0:2 $loadaddr $bootfile;" \
917 "fatload usb 0:2 $fdtaddr $fdtfile;" \
918 "fatload usb 0:2 $ramdiskaddr $ramdiskfile;" \
919 "bootm $loadaddr $ramdiskaddr $fdtaddr\0 " \
920 "boot_usb_ext2 = " \
921 "setenv bootargs root=/dev/ram rw " \
922 "console=$consoledev,$baudrate $othbootargs " \
923 "ramdisk_size=$ramdisk_size;" \
924 "usb start;" \
925 "ext2load usb 0:4 $loadaddr $bootfile;" \
926 "ext2load usb 0:4 $fdtaddr $fdtfile;" \
927 "ext2load usb 0:4 $ramdiskaddr $ramdiskfile;" \
928 "bootm $loadaddr $ramdiskaddr $fdtaddr\0 " \
929 "boot_nor = " \
930 "setenv bootargs root=/dev/$jffs2nor rw " \
931 "console=$consoledev,$baudrate rootfstype=jffs2 $othbootargs;" \
932 "bootm $norbootaddr - $norfdtaddr\0 " \
933 "boot_ram = " \
934 "setenv bootargs root=/dev/ram rw " \
935 "console=$consoledev,$baudrate $othbootargs " \
936 "ramdisk_size=$ramdisk_size;" \
937 "tftp $ramdiskaddr $ramdiskfile;" \
938 "tftp $loadaddr $bootfile;" \
939 "tftp $fdtaddr $fdtfile;" \
940 "bootm $loadaddr $ramdiskaddr $fdtaddr\0"
941
942 #endif
943 #endif
944
945 #endif /* __CONFIG_H */