]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/aristainetos-common.h
Move setexpr to Kconfig
[people/ms/u-boot.git] / include / configs / aristainetos-common.h
1 /*
2 * (C) Copyright 2015
3 * (C) Copyright 2014
4 * Heiko Schocher, DENX Software Engineering, hs@denx.de.
5 *
6 * Based on:
7 * Copyright (C) 2012 Freescale Semiconductor, Inc.
8 *
9 * Configuration settings for the Freescale i.MX6Q SabreSD board.
10 *
11 * SPDX-License-Identifier: GPL-2.0+
12 */
13 #ifndef __ARISTAINETOS_COMMON_CONFIG_H
14 #define __ARISTAINETOS_COMMON_CONFIG_H
15
16 #include "mx6_common.h"
17
18 #define CONFIG_MACH_TYPE 4501
19 #define CONFIG_MMCROOT "/dev/mmcblk0p1"
20 #define PHYS_SDRAM_SIZE (1u * 1024 * 1024 * 1024)
21
22 /* Size of malloc() pool */
23 #define CONFIG_SYS_MALLOC_LEN (64 * SZ_1M)
24
25 #define CONFIG_BOARD_EARLY_INIT_F
26
27 #define CONFIG_MXC_UART
28
29 #define CONFIG_CMD_FUSE
30 #define CONFIG_MXC_OCOTP
31
32 /* MMC Configs */
33 #define CONFIG_SYS_FSL_ESDHC_ADDR 0
34
35 #define CONFIG_CMD_PING
36 #define CONFIG_CMD_DHCP
37 #define CONFIG_CMD_MII
38 #define CONFIG_CMD_NET
39 #define CONFIG_FEC_MXC
40 #define CONFIG_MII
41 #define IMX_FEC_BASE ENET_BASE_ADDR
42 #define CONFIG_ETHPRIME "FEC"
43 #define CONFIG_FEC_MXC_PHYADDR 0
44
45 #define CONFIG_PHYLIB
46 #define CONFIG_PHY_MICREL
47
48 #define CONFIG_CMD_SF
49 #define CONFIG_SPI_FLASH
50 #define CONFIG_SPI_FLASH_MTD
51 #define CONFIG_SPI_FLASH_STMICRO
52 #define CONFIG_MXC_SPI
53 #define CONFIG_SF_DEFAULT_BUS 3
54 #define CONFIG_SF_DEFAULT_SPEED 20000000
55 #define CONFIG_SF_DEFAULT_MODE SPI_MODE_0
56 #define CONFIG_SYS_SPI_ST_ENABLE_WP_PIN
57
58 /* Command definition */
59 #define CONFIG_CMD_BMODE
60
61 #define CONFIG_EXTRA_ENV_SETTINGS \
62 "script=u-boot.scr\0" \
63 "fit_file=/boot/system.itb\0" \
64 "loadaddr=0x12000000\0" \
65 "fit_addr_r=0x14000000\0" \
66 "uboot=/boot/u-boot.imx\0" \
67 "uboot_sz=d0000\0" \
68 "rescue_sys_addr=f0000\0" \
69 "rescue_sys_length=f10000\0" \
70 "panel=lb07wv8\0" \
71 "splashpos=m,m\0" \
72 "console=" CONFIG_CONSOLE_DEV "\0" \
73 "fdt_high=0xffffffff\0" \
74 "initrd_high=0xffffffff\0" \
75 "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
76 "set_fit_default=fdt addr ${fit_addr_r};fdt set /configurations " \
77 "default ${board_type}\0" \
78 "get_env=mw ${loadaddr} 0 0x20000;" \
79 "mmc rescan;" \
80 "ext2load mmc ${mmcdev}:${mmcpart} ${loadaddr} env.txt;" \
81 "env import -t ${loadaddr}\0" \
82 "default_env=mw ${loadaddr} 0 0x20000;" \
83 "env export -t ${loadaddr} serial# ethaddr eth1addr " \
84 "board_type panel;" \
85 "env default -a;" \
86 "env import -t ${loadaddr}\0" \
87 "loadbootscript=" \
88 "ext2load mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
89 "bootscript=echo Running bootscript from mmc ...; " \
90 "source\0" \
91 "mmcpart=1\0" \
92 "mmcdev=0\0" \
93 "mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \
94 "mmcargs=setenv bootargs console=${console},${baudrate} " \
95 "root=${mmcroot}\0" \
96 "mmcboot=echo Booting from mmc ...; " \
97 "run mmcargs addmtd addmisc set_fit_default;" \
98 "bootm ${fit_addr_r}\0" \
99 "mmc_load_fit=ext2load mmc ${mmcdev}:${mmcpart} ${fit_addr_r} " \
100 "${fit_file}\0" \
101 "mmc_load_uboot=ext2load mmc ${mmcdev}:${mmcpart} ${loadaddr} " \
102 "${uboot}\0" \
103 "mmc_upd_uboot=mw.b ${loadaddr} 0xff ${uboot_sz};" \
104 "setexpr cmp_buf ${loadaddr} + ${uboot_sz};" \
105 "setexpr uboot_maxsize ${uboot_sz} - 400;" \
106 "mw.b ${cmp_buf} 0x00 ${uboot_sz};" \
107 "run mmc_load_uboot;sf probe;sf erase 0 ${uboot_sz};" \
108 "sf write ${loadaddr} 400 ${filesize};" \
109 "sf read ${cmp_buf} 400 ${uboot_sz};" \
110 "cmp.b ${loadaddr} ${cmp_buf} ${uboot_maxsize}\0" \
111 "ubiboot=echo Booting from ubi ...; " \
112 "run ubiargs addmtd addmisc set_fit_default;" \
113 "bootm ${fit_addr_r}\0" \
114 "ubifs_load_fit=sf probe;ubi part ubi 2048;ubifsmount ubi:rootfs;" \
115 "ubifsload ${fit_addr_r} /boot/system.itb; " \
116 "imi ${fit_addr_r}\0 " \
117 "rescueargs=setenv bootargs console=${console},${baudrate} " \
118 "root=/dev/ram rw\0 " \
119 "rescueboot=echo Booting rescue system from NOR ...; " \
120 "run rescueargs addmtd addmisc set_fit_default;" \
121 "bootm ${fit_addr_r}\0" \
122 "rescue_load_fit=sf probe;sf read ${fit_addr_r} ${rescue_sys_addr} " \
123 "${rescue_sys_length}; imi ${fit_addr_r}\0" \
124 CONFIG_EXTRA_ENV_BOARD_SETTINGS
125
126 #define CONFIG_BOOTCOMMAND \
127 "mmc dev ${mmcdev};" \
128 "if mmc rescan; then " \
129 "if run loadbootscript; then " \
130 "run bootscript; " \
131 "else " \
132 "if run mmc_load_fit; then " \
133 "run mmcboot; " \
134 "else " \
135 "if run ubifs_load_fit; then " \
136 "run ubiboot; " \
137 "else " \
138 "if run rescue_load_fit; then " \
139 "run rescueboot; " \
140 "else " \
141 "echo RESCUE SYSTEM BOOT " \
142 "FAILURE;" \
143 "fi; " \
144 "fi; " \
145 "fi; " \
146 "fi; " \
147 "else " \
148 "if run ubifs_load_fit; then " \
149 "run ubiboot; " \
150 "else " \
151 "if run rescue_load_fit; then " \
152 "run rescueboot; " \
153 "else " \
154 "echo RESCUE SYSTEM BOOT FAILURE;" \
155 "fi; " \
156 "fi; " \
157 "fi"
158
159 #define CONFIG_ARP_TIMEOUT 200UL
160
161 /* Print Buffer Size */
162 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
163
164 #define CONFIG_SYS_MEMTEST_START PHYS_SDRAM
165 #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x100000)
166 #define CONFIG_SYS_MEMTEST_SCRATCH 0x10800000
167
168 #define CONFIG_STACKSIZE (128 * 1024)
169
170 /* Physical Memory Map */
171 #define CONFIG_NR_DRAM_BANKS 1
172 #define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
173
174 #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
175 #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
176 #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
177
178 #define CONFIG_SYS_INIT_SP_OFFSET \
179 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
180 #define CONFIG_SYS_INIT_SP_ADDR \
181 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
182
183 /* Environment organization */
184 #define CONFIG_ENV_SIZE (12 * 1024)
185 #define CONFIG_ENV_IS_IN_SPI_FLASH
186 #define CONFIG_SYS_REDUNDAND_ENVIRONMENT
187 #define CONFIG_ENV_SPI_BUS CONFIG_SF_DEFAULT_BUS
188 #define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS
189 #define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED
190 #define CONFIG_ENV_SPI_MODE CONFIG_SF_DEFAULT_MODE
191 #define CONFIG_ENV_SECT_SIZE (0x010000)
192 #define CONFIG_ENV_OFFSET (0x0d0000)
193 #define CONFIG_ENV_OFFSET_REDUND (0x0e0000)
194
195 #define CONFIG_SYS_FSL_USDHC_NUM 2
196
197 /* I2C */
198 #define CONFIG_CMD_I2C
199 #define CONFIG_SYS_I2C
200 #define CONFIG_SYS_I2C_MXC
201 #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
202 #define CONFIG_SYS_I2C_SPEED 100000
203 #define CONFIG_SYS_I2C_SLAVE 0x7f
204 #define CONFIG_SYS_I2C_NOPROBES { {0, 0x00} }
205
206 /* NAND stuff */
207 #define CONFIG_CMD_NAND
208 #define CONFIG_CMD_NAND_TRIMFFS
209 #define CONFIG_NAND_MXS
210 #define CONFIG_SYS_MAX_NAND_DEVICE 1
211 #define CONFIG_SYS_NAND_BASE 0x40000000
212 #define CONFIG_SYS_NAND_5_ADDR_CYCLE
213 #define CONFIG_SYS_NAND_ONFI_DETECTION
214
215 /* DMA stuff, needed for GPMI/MXS NAND support */
216 #define CONFIG_APBH_DMA
217 #define CONFIG_APBH_DMA_BURST
218 #define CONFIG_APBH_DMA_BURST8
219
220 /* RTC */
221 #define CONFIG_SYS_I2C_RTC_ADDR 0x68
222 #define CONFIG_SYS_RTC_BUS_NUM 2
223 #define CONFIG_RTC_M41T11
224 #define CONFIG_CMD_DATE
225
226 /* USB Configs */
227 #define CONFIG_CMD_USB
228 #define CONFIG_USB_EHCI
229 #define CONFIG_USB_EHCI_MX6
230 #define CONFIG_USB_STORAGE
231 #define CONFIG_USB_MAX_CONTROLLER_COUNT 2
232 #define CONFIG_EHCI_HCD_INIT_AFTER_RESET /* For OTG port */
233 #define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
234 #define CONFIG_MXC_USB_FLAGS 0
235
236 /* UBI support */
237 #define CONFIG_LZO
238 #define CONFIG_CMD_MTDPARTS
239 #define CONFIG_MTD_PARTITIONS
240 #define CONFIG_MTD_DEVICE
241 #define CONFIG_RBTREE
242 #define CONFIG_CMD_UBI
243 #define CONFIG_CMD_UBIFS
244
245 #define CONFIG_MTD_UBI_FASTMAP
246 #define CONFIG_MTD_UBI_FASTMAP_AUTOCONVERT 1
247
248 #define CONFIG_HW_WATCHDOG
249 #define CONFIG_IMX_WATCHDOG
250
251 #define CONFIG_FIT
252
253 /* Framebuffer */
254 #define CONFIG_VIDEO
255 #define CONFIG_VIDEO_IPUV3
256 /* check this console not needed, after test remove it */
257 #define CONFIG_CFB_CONSOLE
258 #define CONFIG_VGA_AS_SINGLE_DEVICE
259 #define CONFIG_SYS_CONSOLE_IS_IN_ENV
260 #define CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE
261 #define CONFIG_VIDEO_BMP_RLE8
262 #define CONFIG_SPLASH_SCREEN
263 #define CONFIG_SPLASH_SCREEN_ALIGN
264 #define CONFIG_BMP_16BPP
265 #define CONFIG_VIDEO_LOGO
266 #define CONFIG_VIDEO_BMP_LOGO
267 #define CONFIG_IPUV3_CLK 198000000
268 #define CONFIG_IMX_VIDEO_SKIP
269
270 #define CONFIG_CMD_BMP
271
272 #define CONFIG_PWM_IMX
273 #define CONFIG_IMX6_PWM_PER_CLK 66000000
274
275 #endif /* __ARISTAINETOS_COMMON_CONFIG_H */