]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/astro_mcf5373l.h
Merge branch 'master' of git://git.denx.de/u-boot-nds32
[people/ms/u-boot.git] / include / configs / astro_mcf5373l.h
1 /*
2 * Configuration settings for the Sentec Cobra Board.
3 *
4 * (C) Copyright 2003 Josef Baumgartner <josef.baumgartner@telex.de>
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9 /*
10 * configuration for ASTRO "Urmel" board.
11 * Originating from Cobra5272 configuration, messed up by
12 * Wolfgang Wegner <w.wegner@astro-kom.de>
13 * Please do not bother the original author with bug reports
14 * concerning this file.
15 */
16
17 #ifndef _CONFIG_ASTRO_MCF5373L_H
18 #define _CONFIG_ASTRO_MCF5373L_H
19
20 #include <linux/stringify.h>
21
22 /*
23 * set the card type to actually compile for; either of
24 * the possibilities listed below has to be used!
25 */
26 #define CONFIG_ASTRO_V532 1
27
28 #if CONFIG_ASTRO_V532
29 #define ASTRO_ID 0xF8
30 #elif CONFIG_ASTRO_V512
31 #define ASTRO_ID 0xFA
32 #elif CONFIG_ASTRO_TWIN7S2
33 #define ASTRO_ID 0xF9
34 #elif CONFIG_ASTRO_V912
35 #define ASTRO_ID 0xFC
36 #elif CONFIG_ASTRO_COFDMDUOS2
37 #define ASTRO_ID 0xFB
38 #else
39 #error No card type defined!
40 #endif
41
42 /*
43 * Define processor
44 * possible values for Urmel board: only Coldfire M5373 processor supported
45 * (please do not change)
46 */
47
48 /* it seems not clear yet which processor defines we should use */
49 #define CONFIG_MCF537x /* define processor family */
50 #define CONFIG_MCF532x /* define processor family */
51 #define CONFIG_M5373 /* define processor type */
52 #define CONFIG_ASTRO5373L /* define board type */
53
54 /* Command line configuration */
55 #include <config_cmd_default.h>
56
57 /*
58 * CONFIG_RAM defines if u-boot is loaded via BDM (or started from
59 * a different bootloader that has already performed RAM setup) or
60 * started directly from flash, which is the regular case for production
61 * boards.
62 */
63 #ifdef CONFIG_RAM
64 #define CONFIG_MONITOR_IS_IN_RAM
65 #define CONFIG_SYS_TEXT_BASE 0x40020000
66 #define ENABLE_JFFS 0
67 #else
68 #define CONFIG_SYS_TEXT_BASE 0x00000000
69 #define ENABLE_JFFS 1
70 #endif
71
72 /* Define which commmands should be available at u-boot command prompt */
73
74 #define CONFIG_CMD_CACHE
75 #define CONFIG_CMD_DATE
76 #define CONFIG_CMD_ELF
77 #define CONFIG_CMD_FLASH
78 #define CONFIG_CMD_I2C
79 #define CONFIG_CMD_MEMORY
80 #define CONFIG_CMD_MISC
81 #define CONFIG_CMD_XIMG
82 #undef CONFIG_CMD_NET
83 #undef CONFIG_CMD_NFS
84 #if ENABLE_JFFS
85 #define CONFIG_CMD_JFFS2
86 #endif
87 #define CONFIG_CMD_REGINFO
88 #define CONFIG_CMD_LOADS
89 #define CONFIG_CMD_LOADB
90 #define CONFIG_CMD_FPGA
91 #define CONFIG_CMDLINE_EDITING
92
93 #define CONFIG_SYS_HUSH_PARSER
94
95 #define CONFIG_MCFRTC
96 #undef RTC_DEBUG
97
98 /* Timer */
99 #define CONFIG_MCFTMR
100 #undef CONFIG_MCFPIT
101
102 /* I2C */
103 #define CONFIG_SYS_I2C
104 #define CONFIG_SYS_I2C_FSL
105 #define CONFIG_SYS_FSL_I2C_SPEED 80000
106 #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
107 #define CONFIG_SYS_FSL_I2C_OFFSET 0x58000
108 #define CONFIG_SYS_IMMR CONFIG_SYS_MBAR
109
110 /*
111 * Defines processor clock - important for correct timings concerning serial
112 * interface etc.
113 * CONFIG_SYS_HZ gives unit: 1000 -> 1 Hz ^= 1000 ms
114 */
115
116 #define CONFIG_SYS_HZ 1000
117 #define CONFIG_SYS_CLK 80000000
118 #define CONFIG_SYS_CPU_CLK (CONFIG_SYS_CLK * 3)
119 #define CONFIG_SYS_SDRAM_SIZE 32 /* SDRAM size in MB */
120
121 #define CONFIG_SYS_CORE_SRAM_SIZE 0x8000
122 #define CONFIG_SYS_CORE_SRAM 0x80000000
123
124 #define CONFIG_SYS_UNIFY_CACHE
125
126 /*
127 * Define baudrate for UART1 (console output, tftp, ...)
128 * default value of CONFIG_BAUDRATE for Sentec board: 19200 baud
129 * CONFIG_SYS_BAUDRATE_TABLE defines values that can be selected
130 * in u-boot command interface
131 */
132
133 #define CONFIG_BAUDRATE 115200
134
135 #define CONFIG_MCFUART
136 #define CONFIG_SYS_UART_PORT (2)
137 #define CONFIG_SYS_UART2_ALT3_GPIO
138
139 /*
140 * Watchdog configuration; Watchdog is disabled for running from RAM
141 * and set to highest possible value else. Beware there is no check
142 * in the watchdog code to validate the timeout value set here!
143 */
144
145 #ifndef CONFIG_MONITOR_IS_IN_RAM
146 #define CONFIG_WATCHDOG
147 #define CONFIG_WATCHDOG_TIMEOUT 3355 /* timeout in milliseconds */
148 #endif
149
150 /*
151 * Configuration for environment
152 * Environment is located in the last sector of the flash
153 */
154
155 #ifndef CONFIG_MONITOR_IS_IN_RAM
156 #define CONFIG_ENV_OFFSET 0x1FF8000
157 #define CONFIG_ENV_SECT_SIZE 0x8000
158 #define CONFIG_ENV_IS_IN_FLASH 1
159 #else
160 /*
161 * environment in RAM - This is used to use a single PC-based application
162 * to load an image, load U-Boot, load an environment and then start U-Boot
163 * to execute the commands from the environment. Feedback is done via setting
164 * and reading memory locations.
165 */
166 #define CONFIG_ENV_ADDR 0x40060000
167 #define CONFIG_ENV_SECT_SIZE 0x8000
168 #define CONFIG_ENV_IS_IN_FLASH 1
169 #endif
170
171 /* here we put our FPGA configuration... */
172 #define CONFIG_MISC_INIT_R 1
173
174 /* Define user parameters that have to be customized most likely */
175
176 /* AUTOBOOT settings - booting images automatically by u-boot after power on */
177
178 /*
179 * used for autoboot, delay in seconds u-boot will wait before starting
180 * defined (auto-)boot command, setting to -1 disables delay, setting to
181 * 0 will too prevent access to u-boot command interface: u-boot then has
182 * to be reflashed
183 * beware - watchdog is not serviced during autoboot delay time!
184 */
185 #ifdef CONFIG_MONITOR_IS_IN_RAM
186 #define CONFIG_BOOTDELAY 1
187 #else
188 #define CONFIG_BOOTDELAY 1
189 #endif
190
191 /*
192 * The following settings will be contained in the environment block ; if you
193 * want to use a neutral environment all those settings can be manually set in
194 * u-boot: 'set' command
195 */
196
197 #define CONFIG_EXTRA_ENV_SETTINGS \
198 "loaderversion=11\0" \
199 "card_id="__stringify(ASTRO_ID)"\0" \
200 "alterafile=0\0" \
201 "xilinxfile=0\0" \
202 "xilinxload=imxtract 0x540000 $xilinxfile 0x41000000&&"\
203 "fpga load 0 0x41000000 $filesize\0" \
204 "alteraload=imxtract 0x6c0000 $alterafile 0x41000000&&"\
205 "fpga load 1 0x41000000 $filesize\0" \
206 "env_default=1\0" \
207 "env_check=if test $env_default -eq 1;"\
208 " then setenv env_default 0;saveenv;fi\0"
209
210 /*
211 * "update" is a non-standard command that has to be supplied
212 * by external update.c; This is not included in mainline because
213 * it needs non-blocking CFI routines.
214 */
215 #ifdef CONFIG_MONITOR_IS_IN_RAM
216 #define CONFIG_BOOTCOMMAND "" /* no autoboot in this case */
217 #else
218 #if CONFIG_ASTRO_V532
219 #define CONFIG_BOOTCOMMAND "protect off 0x80000 0x1ffffff;run env_check;"\
220 "run xilinxload&&run alteraload&&bootm 0x80000;"\
221 "update;reset"
222 #else
223 #define CONFIG_BOOTCOMMAND "protect off 0x80000 0x1ffffff;run env_check;"\
224 "run xilinxload&&bootm 0x80000;update;reset"
225 #endif
226 #endif
227
228 /* default bootargs that are considered during boot */
229 #define CONFIG_BOOTARGS " console=ttyS2,115200 rootfstype=romfs"\
230 " loaderversion=$loaderversion"
231
232 #define CONFIG_SYS_PROMPT "URMEL > "
233
234 /* default RAM address for user programs */
235 #define CONFIG_SYS_LOAD_ADDR 0x20000
236
237 #define CONFIG_SYS_LONGHELP
238
239 #if (CONFIG_COMMANDS & CONFIG_CMD_KGDB)
240 #define CONFIG_SYS_CBSIZE 1024
241 #else
242 #define CONFIG_SYS_CBSIZE 256
243 #endif
244 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
245 #define CONFIG_SYS_MAXARGS 16
246 #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
247
248 #define CONFIG_FPGA_COUNT 1
249 #define CONFIG_FPGA
250 #define CONFIG_FPGA_XILINX
251 #define CONFIG_FPGA_SPARTAN3
252 #define CONFIG_FPGA_ALTERA
253 #define CONFIG_FPGA_CYCLON2
254 #define CONFIG_SYS_FPGA_PROG_FEEDBACK
255 #define CONFIG_SYS_FPGA_WAIT 1000
256
257 /* End of user parameters to be customized */
258
259 /* Defines memory range for test */
260
261 #define CONFIG_SYS_MEMTEST_START 0x40020000
262 #define CONFIG_SYS_MEMTEST_END 0x41ffffff
263
264 /*
265 * Low Level Configuration Settings
266 * (address mappings, register initial values, etc.)
267 * You should know what you are doing if you make changes here.
268 */
269
270 /* Base register address */
271
272 #define CONFIG_SYS_MBAR 0xFC000000 /* Register Base Addrs */
273
274 /* System Conf. Reg. & System Protection Reg. */
275
276 #define CONFIG_SYS_SCR 0x0003;
277 #define CONFIG_SYS_SPR 0xffff;
278
279 /*
280 * Definitions for initial stack pointer and data area (in internal SRAM)
281 */
282 #define CONFIG_SYS_INIT_RAM_ADDR 0x80000000
283 #define CONFIG_SYS_INIT_RAM_SIZE 0x8000
284 #define CONFIG_SYS_INIT_RAM_CTRL 0x221
285 #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \
286 GENERATED_GBL_DATA_SIZE)
287 #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
288
289 /*
290 * Start addresses for the final memory configuration
291 * (Set up by the startup code)
292 * for MCF5373, the allowable range is 0x40000000 to 0x7FF00000
293 */
294 #define CONFIG_SYS_SDRAM_BASE 0x40000000
295
296 /*
297 * Chipselect bank definitions
298 *
299 * CS0 - Flash 32MB (first 16MB)
300 * CS1 - Flash 32MB (second half)
301 * CS2 - FPGA
302 * CS3 - FPGA
303 * CS4 - unused
304 * CS5 - unused
305 */
306 #define CONFIG_SYS_CS0_BASE 0
307 #define CONFIG_SYS_CS0_MASK 0x00ff0001
308 #define CONFIG_SYS_CS0_CTRL 0x00001fc0
309
310 #define CONFIG_SYS_CS1_BASE 0x01000000
311 #define CONFIG_SYS_CS1_MASK 0x00ff0001
312 #define CONFIG_SYS_CS1_CTRL 0x00001fc0
313
314 #define CONFIG_SYS_CS2_BASE 0x20000000
315 #define CONFIG_SYS_CS2_MASK 0x00ff0001
316 #define CONFIG_SYS_CS2_CTRL 0x0000fec0
317
318 #define CONFIG_SYS_CS3_BASE 0x21000000
319 #define CONFIG_SYS_CS3_MASK 0x00ff0001
320 #define CONFIG_SYS_CS3_CTRL 0x0000fec0
321
322 #define CONFIG_SYS_FLASH_BASE 0x00000000
323
324 #ifdef CONFIG_MONITOR_IS_IN_RAM
325 #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
326 #else
327 /* This is mainly used during relocation in start.S */
328 #define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE + 0x400)
329 #endif
330 /* Reserve 256 kB for Monitor */
331 #define CONFIG_SYS_MONITOR_LEN (256 << 10)
332
333 #define CONFIG_SYS_BOOTPARAMS_LEN (64 * 1024)
334 /* Reserve 128 kB for malloc() */
335 #define CONFIG_SYS_MALLOC_LEN (128 << 10)
336
337 /*
338 * For booting Linux, the board info and command line data
339 * have to be in the first 8 MB of memory, since this is
340 * the maximum mapped by the Linux kernel during initialization ??
341 */
342 #define CONFIG_SYS_BOOTMAPSZ (CONFIG_SYS_SDRAM_BASE + \
343 (CONFIG_SYS_SDRAM_SIZE << 20))
344
345 /* FLASH organization */
346 #define CONFIG_SYS_MAX_FLASH_BANKS 1
347 #define CONFIG_SYS_MAX_FLASH_SECT 259
348 #define CONFIG_SYS_FLASH_ERASE_TOUT 1000
349
350 #define CONFIG_SYS_FLASH_CFI 1
351 #define CONFIG_FLASH_CFI_DRIVER 1
352 #define CONFIG_SYS_FLASH_SIZE 0x2000000
353 #define CONFIG_SYS_FLASH_PROTECTION 1
354 #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
355 #define CONFIG_SYS_FLASH_CFI_NONBLOCK 1
356
357 #if ENABLE_JFFS
358 /* JFFS Partition offset set */
359 #define CONFIG_SYS_JFFS2_FIRST_BANK 0
360 #define CONFIG_SYS_JFFS2_NUM_BANKS 1
361 /* 512k reserved for u-boot */
362 #define CONFIG_SYS_JFFS2_FIRST_SECTOR 0x40
363 #endif
364
365 /* Cache Configuration */
366 #define CONFIG_SYS_CACHELINE_SIZE 16
367
368 #define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \
369 CONFIG_SYS_INIT_RAM_SIZE - 8)
370 #define DCACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \
371 CONFIG_SYS_INIT_RAM_SIZE - 4)
372 #define CONFIG_SYS_ICACHE_INV (CF_CACR_CINVA)
373 #define CONFIG_SYS_CACHE_ACR0 (CONFIG_SYS_SDRAM_BASE | \
374 CF_ADDRMASK(CONFIG_SYS_SDRAM_SIZE) | \
375 CF_ACR_EN | CF_ACR_SM_ALL)
376 #define CONFIG_SYS_CACHE_ICACR (CF_CACR_EC | CF_CACR_CINVA | \
377 CF_CACR_DCM_P)
378
379 #endif /* _CONFIG_ASTRO_MCF5373L_H */