]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/at91sam9x5ek.h
f6749c14ff1ae9404b1e913ccbc9477ca32630d0
[people/ms/u-boot.git] / include / configs / at91sam9x5ek.h
1 /*
2 * Copyright (C) 2012 Atmel Corporation
3 *
4 * Configuation settings for the AT91SAM9X5EK board.
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9 #ifndef __CONFIG_H__
10 #define __CONFIG_H__
11
12 #include <asm/hardware.h>
13
14 #define CONFIG_SYS_TEXT_BASE 0x26f00000
15
16 /* ARM asynchronous clock */
17 #define CONFIG_SYS_AT91_SLOW_CLOCK 32768
18 #define CONFIG_SYS_AT91_MAIN_CLOCK 12000000 /* 12 MHz crystal */
19
20 #define CONFIG_AT91SAM9X5EK
21
22 #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
23 #define CONFIG_SETUP_MEMORY_TAGS
24 #define CONFIG_INITRD_TAG
25 #define CONFIG_SKIP_LOWLEVEL_INIT
26 #define CONFIG_BOARD_EARLY_INIT_F
27 #define CONFIG_DISPLAY_CPUINFO
28
29 /* general purpose I/O */
30 #define CONFIG_ATMEL_LEGACY /* required until (g)pio is fixed */
31 #define CONFIG_AT91_GPIO
32
33 /* serial console */
34 #define CONFIG_ATMEL_USART
35 #define CONFIG_USART_BASE ATMEL_BASE_DBGU
36 #define CONFIG_USART_ID ATMEL_ID_SYS
37
38 /* LCD */
39 #define CONFIG_LCD
40 #define LCD_BPP LCD_COLOR16
41 #define LCD_OUTPUT_BPP 24
42 #define CONFIG_LCD_LOGO
43 #define CONFIG_LCD_INFO
44 #define CONFIG_LCD_INFO_BELOW_LOGO
45 #define CONFIG_SYS_WHITE_ON_BLACK
46 #define CONFIG_ATMEL_HLCD
47 #define CONFIG_ATMEL_LCD_RGB565
48 #define CONFIG_SYS_CONSOLE_IS_IN_ENV
49
50
51 /*
52 * BOOTP options
53 */
54 #define CONFIG_BOOTP_BOOTFILESIZE
55 #define CONFIG_BOOTP_BOOTPATH
56 #define CONFIG_BOOTP_GATEWAY
57 #define CONFIG_BOOTP_HOSTNAME
58
59 /* no NOR flash */
60 #define CONFIG_SYS_NO_FLASH
61
62 /*
63 * Command line configuration.
64 */
65 #define CONFIG_CMD_NAND
66
67 /*
68 * define CONFIG_USB_EHCI to enable USB Hi-Speed (aka 2.0)
69 * NB: in this case, USB 1.1 devices won't be recognized.
70 */
71
72 /* SDRAM */
73 #define CONFIG_NR_DRAM_BANKS 1
74 #define CONFIG_SYS_SDRAM_BASE 0x20000000
75 #define CONFIG_SYS_SDRAM_SIZE 0x08000000 /* 128 megs */
76
77 #define CONFIG_SYS_INIT_SP_ADDR \
78 (CONFIG_SYS_SDRAM_BASE + 4 * 1024 - GENERATED_GBL_DATA_SIZE)
79
80 /* DataFlash */
81 #ifdef CONFIG_CMD_SF
82 #define CONFIG_ATMEL_SPI
83 #define CONFIG_SF_DEFAULT_SPEED 30000000
84 #endif
85
86 /* NAND flash */
87 #ifdef CONFIG_CMD_NAND
88 #define CONFIG_NAND_ATMEL
89 #define CONFIG_SYS_MAX_NAND_DEVICE 1
90 #define CONFIG_SYS_NAND_BASE 0x40000000
91 #define CONFIG_SYS_NAND_DBW_8 1
92 /* our ALE is AD21 */
93 #define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
94 /* our CLE is AD22 */
95 #define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
96 #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PD4
97 #define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PD5
98
99 /* PMECC & PMERRLOC */
100 #define CONFIG_ATMEL_NAND_HWECC 1
101 #define CONFIG_ATMEL_NAND_HW_PMECC 1
102 #define CONFIG_PMECC_CAP 2
103 #define CONFIG_PMECC_SECTOR_SIZE 512
104
105 #define CONFIG_CMD_NAND_TRIMFFS
106
107 #define CONFIG_MTD_DEVICE
108 #define CONFIG_CMD_MTDPARTS
109 #define CONFIG_MTD_PARTITIONS
110 #define CONFIG_RBTREE
111 #define CONFIG_LZO
112 #define CONFIG_CMD_UBI
113 #define CONFIG_CMD_UBIFS
114 #endif
115
116 /* MMC */
117 #ifdef CONFIG_CMD_MMC
118 #define CONFIG_MMC
119 #define CONFIG_GENERIC_MMC
120 #define CONFIG_GENERIC_ATMEL_MCI
121 #endif
122
123 /* FAT */
124 #ifdef CONFIG_CMD_FAT
125 #define CONFIG_DOS_PARTITION
126 #endif
127
128 /* Ethernet */
129 #define CONFIG_MACB
130 #define CONFIG_RMII
131 #define CONFIG_NET_RETRY_COUNT 20
132 #define CONFIG_MACB_SEARCH_PHY
133
134 /* USB */
135 #ifdef CONFIG_CMD_USB
136 #ifdef CONFIG_USB_EHCI
137 #define CONFIG_USB_EHCI_ATMEL
138 #define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 2
139 #else
140 #define CONFIG_USB_ATMEL
141 #define CONFIG_USB_ATMEL_CLK_SEL_UPLL
142 #define CONFIG_USB_OHCI_NEW
143 #define CONFIG_SYS_USB_OHCI_CPU_INIT
144 #define CONFIG_SYS_USB_OHCI_REGS_BASE ATMEL_BASE_OHCI
145 #define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9x5"
146 #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 3
147 #endif
148 #endif
149
150 #define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
151
152 #define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
153 #define CONFIG_SYS_MEMTEST_END 0x26e00000
154
155 #ifdef CONFIG_SYS_USE_NANDFLASH
156 /* bootstrap + u-boot + env + linux in nandflash */
157 #define CONFIG_ENV_IS_IN_NAND
158 #define CONFIG_ENV_OFFSET 0xc0000
159 #define CONFIG_ENV_OFFSET_REDUND 0x100000
160 #define CONFIG_ENV_SIZE 0x20000 /* 1 sector = 128 kB */
161 #define CONFIG_BOOTCOMMAND "nand read " \
162 "0x22000000 0x200000 0x300000; " \
163 "bootm 0x22000000"
164 #elif defined(CONFIG_SYS_USE_SPIFLASH)
165 /* bootstrap + u-boot + env + linux in spi flash */
166 #define CONFIG_ENV_IS_IN_SPI_FLASH
167 #define CONFIG_ENV_OFFSET 0x5000
168 #define CONFIG_ENV_SIZE 0x3000
169 #define CONFIG_ENV_SECT_SIZE 0x1000
170 #define CONFIG_ENV_SPI_MAX_HZ 30000000
171 #define CONFIG_BOOTCOMMAND "sf probe 0; " \
172 "sf read 0x22000000 0x100000 0x300000; " \
173 "bootm 0x22000000"
174 #elif defined(CONFIG_SYS_USE_DATAFLASH)
175 /* bootstrap + u-boot + env + linux in data flash */
176 #define CONFIG_ENV_IS_IN_SPI_FLASH
177 #define CONFIG_ENV_OFFSET 0x4200
178 #define CONFIG_ENV_SIZE 0x4200
179 #define CONFIG_ENV_SECT_SIZE 0x210
180 #define CONFIG_ENV_SPI_MAX_HZ 30000000
181 #define CONFIG_BOOTCOMMAND "sf probe 0; " \
182 "sf read 0x22000000 0x84000 0x294000; " \
183 "bootm 0x22000000"
184 #else /* CONFIG_SYS_USE_MMC */
185 /* bootstrap + u-boot + env + linux in mmc */
186 #define CONFIG_ENV_IS_IN_FAT
187 #define CONFIG_FAT_WRITE
188 #define FAT_ENV_INTERFACE "mmc"
189 #define FAT_ENV_FILE "uboot.env"
190 #define FAT_ENV_DEVICE_AND_PART "0"
191 #define CONFIG_ENV_SIZE 0x4000
192 #endif
193
194 #ifdef CONFIG_SYS_USE_MMC
195 #define CONFIG_BOOTARGS "mem=128M console=ttyS0,115200 " \
196 "mtdparts=atmel_nand:" \
197 "8M(bootstrap/uboot/kernel)ro,-(rootfs) " \
198 "root=/dev/mmcblk0p2 " \
199 "rw rootfstype=ext4 rootwait"
200 #else
201 #define CONFIG_BOOTARGS \
202 "console=ttyS0,115200 earlyprintk " \
203 "mtdparts=atmel_nand:256k(bootstrap)ro,512k(uboot)ro," \
204 "256k(env),256k(env_redundant),256k(spare)," \
205 "512k(dtb),6M(kernel)ro,-(rootfs) " \
206 "rootfstype=ubifs ubi.mtd=7 root=ubi0:rootfs rw"
207 #endif
208
209 #define CONFIG_BAUDRATE 115200
210
211 #define CONFIG_SYS_CBSIZE 256
212 #define CONFIG_SYS_MAXARGS 16
213 #define CONFIG_SYS_LONGHELP
214 #define CONFIG_CMDLINE_EDITING
215 #define CONFIG_AUTO_COMPLETE
216
217 /*
218 * Size of malloc() pool
219 */
220 #define CONFIG_SYS_MALLOC_LEN (512 * 1024 + 0x1000)
221
222 /* SPL */
223 #define CONFIG_SPL_FRAMEWORK
224 #define CONFIG_SPL_TEXT_BASE 0x300000
225 #define CONFIG_SPL_MAX_SIZE 0x6000
226 #define CONFIG_SPL_STACK 0x308000
227
228 #define CONFIG_SPL_BSS_START_ADDR 0x20000000
229 #define CONFIG_SPL_BSS_MAX_SIZE 0x80000
230 #define CONFIG_SYS_SPL_MALLOC_START 0x20080000
231 #define CONFIG_SYS_SPL_MALLOC_SIZE 0x80000
232
233 #define CONFIG_SPL_LIBGENERIC_SUPPORT
234 #define CONFIG_SPL_SERIAL_SUPPORT
235
236 #define CONFIG_SPL_BOARD_INIT
237 #define CONFIG_SYS_MONITOR_LEN (512 << 10)
238
239 #define CONFIG_SYS_MASTER_CLOCK 132096000
240 #define CONFIG_SYS_AT91_PLLA 0x20c73f03
241 #define CONFIG_SYS_MCKR 0x1301
242 #define CONFIG_SYS_MCKR_CSS 0x1302
243
244 #ifdef CONFIG_SYS_USE_MMC
245 #define CONFIG_SPL_LDSCRIPT arch/arm/mach-at91/arm926ejs/u-boot-spl.lds
246 #define CONFIG_SPL_MMC_SUPPORT
247 #define CONFIG_SYS_U_BOOT_MAX_SIZE_SECTORS 0x400
248 #define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x200
249 #define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1
250 #define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
251
252 #elif CONFIG_SYS_USE_NANDFLASH
253 #define CONFIG_SPL_NAND_SUPPORT
254 #define CONFIG_SPL_NAND_DRIVERS
255 #define CONFIG_SPL_NAND_BASE
256 #define CONFIG_SYS_NAND_U_BOOT_OFFS 0x40000
257 #define CONFIG_SYS_NAND_5_ADDR_CYCLE
258 #define CONFIG_SYS_NAND_PAGE_SIZE 0x800
259 #define CONFIG_SYS_NAND_PAGE_COUNT 64
260 #define CONFIG_SYS_NAND_OOBSIZE 64
261 #define CONFIG_SYS_NAND_BLOCK_SIZE 0x20000
262 #define CONFIG_SYS_NAND_BAD_BLOCK_POS 0x0
263 #define CONFIG_SPL_GENERATE_ATMEL_PMECC_HEADER
264
265 #elif CONFIG_SYS_USE_SPIFLASH
266 #define CONFIG_SPL_SPI_SUPPORT
267 #define CONFIG_SPL_SPI_FLASH_SUPPORT
268 #define CONFIG_SPL_SPI_LOAD
269 #define CONFIG_SYS_SPI_U_BOOT_OFFS 0x8400
270
271 #endif
272
273 #endif