]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/cgtqmx6eval.h
config: Drop CONFIG_CONSOLE_DEV
[people/ms/u-boot.git] / include / configs / cgtqmx6eval.h
1 /*
2 *
3 * Congatec Conga-QEVAl board configuration file.
4 *
5 * Copyright (C) 2010-2011 Freescale Semiconductor, Inc.
6 * Based on Freescale i.MX6Q Sabre Lite board configuration file.
7 * Copyright (C) 2013, Adeneo Embedded <www.adeneo-embedded.com>
8 * Leo Sartre, <lsartre@adeneo-embedded.com>
9 *
10 * SPDX-License-Identifier: GPL-2.0+
11 */
12
13 #ifndef __CONFIG_CGTQMX6EVAL_H
14 #define __CONFIG_CGTQMX6EVAL_H
15
16 #include "mx6_common.h"
17
18 #define CONFIG_MACH_TYPE 4122
19
20 #ifdef CONFIG_SPL
21 #define CONFIG_SYS_SPI_U_BOOT_OFFS (64 * 1024)
22 #define CONFIG_SPL_SPI_LOAD
23 #include "imx6_spl.h"
24 #endif
25
26 /* Size of malloc() pool */
27 #define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
28
29 #define CONFIG_BOARD_EARLY_INIT_F
30 #define CONFIG_BOARD_LATE_INIT
31 #define CONFIG_MISC_INIT_R
32
33 #define CONFIG_MXC_UART
34 #define CONFIG_MXC_UART_BASE UART2_BASE
35
36 /* MMC Configs */
37 #define CONFIG_SYS_FSL_ESDHC_ADDR 0
38
39 /* SPI NOR */
40 #define CONFIG_SPI_FLASH
41 #define CONFIG_SPI_FLASH_STMICRO
42 #define CONFIG_SPI_FLASH_SST
43 #define CONFIG_MXC_SPI
44 #define CONFIG_SF_DEFAULT_BUS 0
45 #define CONFIG_SF_DEFAULT_SPEED 20000000
46 #define CONFIG_SF_DEFAULT_MODE (SPI_MODE_0)
47
48 /* Miscellaneous commands */
49 #define CONFIG_CMD_BMODE
50
51 /* Thermal support */
52 #define CONFIG_IMX_THERMAL
53
54 /* I2C Configs */
55 #define CONFIG_SYS_I2C
56 #define CONFIG_SYS_I2C_MXC
57 #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
58 #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
59 #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
60 #define CONFIG_SYS_I2C_SPEED 100000
61
62 /* PMIC */
63 #define CONFIG_POWER
64 #define CONFIG_POWER_I2C
65 #define CONFIG_POWER_PFUZE100
66 #define CONFIG_POWER_PFUZE100_I2C_ADDR 0x08
67
68 /* USB Configs */
69 #define CONFIG_USB_EHCI
70 #define CONFIG_USB_EHCI_MX6
71 #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
72 #define CONFIG_USB_HOST_ETHER
73 #define CONFIG_USB_ETHER_ASIX
74 #define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
75 #define CONFIG_MXC_USB_FLAGS 0
76 #define CONFIG_USB_MAX_CONTROLLER_COUNT 2 /* Enabled USB controller number */
77 #define CONFIG_USB_KEYBOARD
78 #define CONFIG_SYS_USB_EVENT_POLL_VIA_CONTROL_EP
79
80 #define CONFIG_USBD_HS
81
82 #define CONFIG_USB_FUNCTION_MASS_STORAGE
83
84 #define CONFIG_USB_FUNCTION_FASTBOOT
85 #define CONFIG_CMD_FASTBOOT
86 #define CONFIG_ANDROID_BOOT_IMAGE
87 #define CONFIG_FASTBOOT_BUF_ADDR CONFIG_SYS_LOAD_ADDR
88 #define CONFIG_FASTBOOT_BUF_SIZE 0x07000000
89
90 /* Framebuffer */
91 #define CONFIG_VIDEO_IPUV3
92 #define CONFIG_CFB_CONSOLE
93 #define CONFIG_VGA_AS_SINGLE_DEVICE
94 #define CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE
95 #define CONFIG_VIDEO_BMP_RLE8
96 #define CONFIG_SPLASH_SCREEN
97 #define CONFIG_SPLASH_SCREEN_ALIGN
98 #define CONFIG_BMP_16BPP
99 #define CONFIG_VIDEO_LOGO
100 #define CONFIG_VIDEO_BMP_LOGO
101 #ifdef CONFIG_MX6DL
102 #define CONFIG_IPUV3_CLK 198000000
103 #else
104 #define CONFIG_IPUV3_CLK 264000000
105 #endif
106 #define CONFIG_IMX_HDMI
107
108 /* SATA */
109 #define CONFIG_CMD_SATA
110 #define CONFIG_DWC_AHSATA
111 #define CONFIG_SYS_SATA_MAX_DEVICE 1
112 #define CONFIG_DWC_AHSATA_PORT_ID 0
113 #define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR
114 #define CONFIG_LBA48
115 #define CONFIG_LIBATA
116
117 /* Ethernet */
118 #define CONFIG_FEC_MXC
119 #define CONFIG_MII
120 #define IMX_FEC_BASE ENET_BASE_ADDR
121 #define CONFIG_FEC_XCV_TYPE RGMII
122 #define CONFIG_ETHPRIME "FEC"
123 #define CONFIG_FEC_MXC_PHYADDR 6
124 #define CONFIG_PHYLIB
125 #define CONFIG_PHY_ATHEROS
126
127 /* Command definition */
128
129 #define CONFIG_MXC_UART_BASE UART2_BASE
130 #define CONSOLE_DEV "ttymxc1"
131 #define CONFIG_MMCROOT "/dev/mmcblk0p2"
132 #define CONFIG_SYS_MMC_ENV_DEV 0
133
134 #define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
135 #define CONFIG_EXTRA_ENV_SETTINGS \
136 "script=boot.scr\0" \
137 "image=zImage\0" \
138 "fdtfile=undefined\0" \
139 "fdt_addr_r=0x18000000\0" \
140 "boot_fdt=try\0" \
141 "ip_dyn=yes\0" \
142 "console=" CONSOLE_DEV "\0" \
143 "dfuspi=dfu 0 sf 0:0:10000000:0\0" \
144 "dfu_alt_info_spl=spl raw 0x400\0" \
145 "dfu_alt_info_img=u-boot raw 0x10000\0" \
146 "dfu_alt_info=spl raw 0x400\0" \
147 "bootm_size=0x10000000\0" \
148 "mmcdev=" __stringify(CONFIG_SYS_MMC_ENV_DEV) "\0" \
149 "mmcpart=1\0" \
150 "mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \
151 "update_sd_firmware=" \
152 "if test ${ip_dyn} = yes; then " \
153 "setenv get_cmd dhcp; " \
154 "else " \
155 "setenv get_cmd tftp; " \
156 "fi; " \
157 "if mmc dev ${mmcdev}; then " \
158 "if ${get_cmd} ${update_sd_firmware_filename}; then " \
159 "setexpr fw_sz ${filesize} / 0x200; " \
160 "setexpr fw_sz ${fw_sz} + 1; " \
161 "mmc write ${loadaddr} 0x2 ${fw_sz}; " \
162 "fi; " \
163 "fi\0" \
164 "mmcargs=setenv bootargs console=${console},${baudrate} " \
165 "root=${mmcroot}\0" \
166 "loadbootscript=" \
167 "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
168 "bootscript=echo Running bootscript from mmc ...; " \
169 "source\0" \
170 "loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
171 "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr_r} ${fdtfile}\0" \
172 "mmcboot=echo Booting from mmc ...; " \
173 "run mmcargs; " \
174 "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
175 "if run loadfdt; then " \
176 "bootz ${loadaddr} - ${fdt_addr_r}; " \
177 "else " \
178 "if test ${boot_fdt} = try; then " \
179 "bootz; " \
180 "else " \
181 "echo WARN: Cannot load the DT; " \
182 "fi; " \
183 "fi; " \
184 "else " \
185 "bootz; " \
186 "fi;\0" \
187 "findfdt="\
188 "if test $board_rev = MX6Q ; then " \
189 "setenv fdtfile imx6q-qmx6.dtb; fi; " \
190 "if test $board_rev = MX6DL ; then " \
191 "setenv fdtfile imx6dl-qmx6.dtb; fi; " \
192 "if test $fdtfile = undefined; then " \
193 "echo WARNING: Could not determine dtb to use; fi; \0" \
194 "netargs=setenv bootargs console=${console},${baudrate} " \
195 "root=/dev/nfs " \
196 "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
197 "netboot=echo Booting from net ...; " \
198 "run netargs; " \
199 "if test ${ip_dyn} = yes; then " \
200 "setenv get_cmd dhcp; " \
201 "else " \
202 "setenv get_cmd tftp; " \
203 "fi; " \
204 "${get_cmd} ${image}; " \
205 "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
206 "if ${get_cmd} ${fdt_addr_r} ${fdtfile}; then " \
207 "bootz ${loadaddr} - ${fdt_addr_r}; " \
208 "else " \
209 "if test ${boot_fdt} = try; then " \
210 "bootz; " \
211 "else " \
212 "echo WARN: Cannot load the DT; " \
213 "fi; " \
214 "fi; " \
215 "else " \
216 "bootz; " \
217 "fi;\0" \
218 "spilock=sf probe && sf protect lock 0x3f0000 0x10000;"\
219
220 #define CONFIG_BOOTCOMMAND \
221 "run spilock;" \
222 "run findfdt; " \
223 "mmc dev ${mmcdev};" \
224 "if mmc rescan; then " \
225 "if run loadbootscript; then " \
226 "run bootscript; " \
227 "else " \
228 "if run loadimage; then " \
229 "run mmcboot; " \
230 "else run netboot; " \
231 "fi; " \
232 "fi; " \
233 "else run netboot; fi"
234
235 #define CONFIG_SYS_MEMTEST_START 0x10000000
236 #define CONFIG_SYS_MEMTEST_END 0x10010000
237 #define CONFIG_SYS_MEMTEST_SCRATCH 0x10800000
238
239 /* Physical Memory Map */
240 #define CONFIG_NR_DRAM_BANKS 1
241 #define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
242
243 #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
244 #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
245 #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
246
247 #define CONFIG_SYS_INIT_SP_OFFSET \
248 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
249 #define CONFIG_SYS_INIT_SP_ADDR \
250 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
251
252 /* Environment organization */
253 #if defined (CONFIG_ENV_IS_IN_MMC)
254 #define CONFIG_ENV_OFFSET (6 * 64 * 1024)
255 #define CONFIG_SYS_MMC_ENV_DEV 0
256 #endif
257
258 #define CONFIG_ENV_SIZE (8 * 1024)
259
260 #define CONFIG_ENV_IS_IN_SPI_FLASH
261 #if defined(CONFIG_ENV_IS_IN_SPI_FLASH)
262 #define CONFIG_ENV_OFFSET (768 * 1024)
263 #define CONFIG_ENV_SECT_SIZE (64 * 1024)
264 #define CONFIG_ENV_SPI_BUS CONFIG_SF_DEFAULT_BUS
265 #define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS
266 #define CONFIG_ENV_SPI_MODE CONFIG_SF_DEFAULT_MODE
267 #define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED
268 #endif
269
270 #endif /* __CONFIG_CGTQMX6EVAL_H */