include/configs/dig297.h

   1 /*
   2  * (C) Copyright 2011 Comelit Group SpA
   3  * Luca Ceresoli <luca.ceresoli@comelit.it>
   4  *
   5  * Based on omap3_beagle.h:
   6  * (C) Copyright 2006-2008
   7  * Texas Instruments.
   8  * Richard Woodruff <r-woodruff2@ti.com>
   9  * Syed Mohammed Khasim <x0khasim@ti.com>
  10  *
  11  * Configuration settings for the Comelit DIG297 board.
  12  *
  13  * See file CREDITS for list of people who contributed to this
  14  * project.
  15  *
  16  * This program is free software; you can redistribute it and/or
  17  * modify it under the terms of the GNU General Public License as
  18  * published by the Free Software Foundation; either version 2 of
  19  * the License, or (at your option) any later version.
  20  *
  21  * This program is distributed in the hope that it will be useful,
  22  * but WITHOUT ANY WARRANTY; without even the implied warranty of
  23  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  24  * GNU General Public License for more details.
  25  *
  26  * You should have received a copy of the GNU General Public License
  27  * along with this program; if not, write to the Free Software
  28  * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  29  * MA 02111-1307 USA
  30  */
  31
  32 #ifndef __CONFIG_H
  33 #define __CONFIG_H
  34
  35 /*
  36  * High Level Configuration Options
  37  */
  38 #define CONFIG_ARMV7            /* This is an ARM V7 CPU core */
  39 #define CONFIG_OMAP             /* in a TI OMAP core */
  40 #define CONFIG_OMAP34XX         /* which is a 34XX */
  41 #define CONFIG_OMAP3430         /* which is in a 3430 */
  42
  43 #define CONFIG_SYS_TEXT_BASE    0x80008000
  44
  45 #define CONFIG_SDRC     /* The chip has SDRC controller */
  46
  47 #include <asm/arch/cpu.h>               /* get chip and board defs */
  48 #include <asm/arch/omap3.h>
  49
  50 /*
  51  * Display CPU and Board information
  52  */
  53 #define CONFIG_DISPLAY_CPUINFO
  54 #define CONFIG_DISPLAY_BOARDINFO
  55
  56 /* Clock Defines */
  57 #define V_OSCK                  26000000        /* Clock output from T2 */
  58 #define V_SCLK                  (V_OSCK >> 1)
  59
  60 #undef CONFIG_USE_IRQ                           /* no support for IRQs */
  61 #define CONFIG_MISC_INIT_R
  62
  63 #define CONFIG_CMDLINE_TAG                      /* enable passing of ATAGs */
  64 #define CONFIG_SETUP_MEMORY_TAGS
  65 #define CONFIG_INITRD_TAG
  66 #define CONFIG_REVISION_TAG
  67
  68 /*
  69  * Size of malloc() pool
  70  */
  71 #define CONFIG_ENV_SIZE                 (128 << 10)     /* 128 KiB */
  72                                                 /* Sector */
  73 #define CONFIG_SYS_MALLOC_LEN           (1024 << 10) /* UBI needs >= 512 kB */
  74
  75 /*
  76  * Hardware drivers
  77  */
  78
  79 /*
  80  * NS16550 Configuration
  81  */
  82 #define V_NS16550_CLK                   48000000        /* 48MHz (APLL96/2) */
  83
  84 #define CONFIG_SYS_NS16550
  85 #define CONFIG_SYS_NS16550_SERIAL
  86 #define CONFIG_SYS_NS16550_REG_SIZE     (-4)
  87 #define CONFIG_SYS_NS16550_CLK          V_NS16550_CLK
  88
  89 /*
  90  * select serial console configuration: UART3 (ttyO2)
  91  */
  92 #define CONFIG_CONS_INDEX               3
  93 #define CONFIG_SYS_NS16550_COM3         OMAP34XX_UART3
  94 #define CONFIG_SERIAL3                  3
  95
  96 /* allow to overwrite serial and ethaddr */
  97 #define CONFIG_ENV_OVERWRITE
  98 #define CONFIG_BAUDRATE                 115200
  99 #define CONFIG_SYS_BAUDRATE_TABLE       {4800, 9600, 19200, 38400, 57600,\
 100                                         115200}
 101 #define CONFIG_MMC
 102 #define CONFIG_OMAP3_MMC
 103 #define CONFIG_DOS_PARTITION
 104
 105 /* DDR - I use Micron DDR */
 106 #define CONFIG_OMAP3_MICRON_DDR
 107
 108 /* library portions to compile in */
 109 #define CONFIG_RBTREE
 110 #define CONFIG_MTD_PARTITIONS
 111 #define CONFIG_LZO
 112
 113 /* commands to include */
 114 #include <config_cmd_default.h>
 115
 116 #define CONFIG_CMD_FAT          /* FAT support                  */
 117 #define CONFIG_CMD_UBI          /* UBI Support                  */
 118 #define CONFIG_CMD_UBIFS        /* UBIFS Support                */
 119 #define CONFIG_CMD_MTDPARTS     /* Enable MTD parts commands    */
 120 #define CONFIG_MTD_DEVICE       /* needed for mtdparts commands */
 121 #define MTDIDS_DEFAULT          "nand0=omap2-nand.0"
 122 #define MTDPARTS_DEFAULT        "mtdparts=omap2-nand.0:896k(uboot),"\
 123                                 "128k(uboot-env),3m(kernel),252m(ubi)"
 124
 125 #define CONFIG_CMD_I2C          /* I2C serial bus support       */
 126 #define CONFIG_CMD_MMC          /* MMC support                  */
 127 #define CONFIG_CMD_NAND         /* NAND support                 */
 128
 129 #undef CONFIG_CMD_FLASH         /* flinfo, erase, protect       */
 130 #undef CONFIG_CMD_FPGA          /* FPGA configuration Support   */
 131 #undef CONFIG_CMD_IMI           /* iminfo                       */
 132 #undef CONFIG_CMD_IMLS          /* List all found images        */
 133 #define CONFIG_CMD_NET          /* bootp, tftpboot, rarpboot    */
 134 #undef CONFIG_CMD_NFS           /* NFS support                  */
 135
 136 #define CONFIG_SYS_NO_FLASH
 137 #define CONFIG_HARD_I2C
 138 #define CONFIG_SYS_I2C_SPEED            100000
 139 #define CONFIG_SYS_I2C_SLAVE            1
 140 #define CONFIG_SYS_I2C_BUS              0
 141 #define CONFIG_SYS_I2C_BUS_SELECT       1
 142 #define CONFIG_DRIVER_OMAP34XX_I2C      1
 143
 144 /*
 145  * TWL4030
 146  */
 147 #define CONFIG_TWL4030_POWER
 148 #define CONFIG_TWL4030_LED
 149
 150 /*
 151  * Board NAND Info.
 152  */
 153 #define CONFIG_NAND_OMAP_GPMC
 154 #define CONFIG_SYS_NAND_ADDR            NAND_BASE       /* physical address */
 155                                                         /* to access nand */
 156 #define CONFIG_SYS_NAND_BASE            NAND_BASE       /* physical address */
 157                                                         /* to access nand at */
 158                                                         /* CS0 */
 159 #define GPMC_NAND_ECC_LP_x16_LAYOUT
 160
 161 #define CONFIG_SYS_MAX_NAND_DEVICE      1               /* Max number of NAND */
 162
 163 #if defined(CONFIG_CMD_NET)
 164 /*
 165  * SMSC9220 Ethernet
 166  */
 167
 168 #define CONFIG_NET_MULTI
 169 #define CONFIG_SMC911X
 170 #define CONFIG_SMC911X_32_BIT
 171 #define CONFIG_SMC911X_BASE     0x2C000000
 172
 173 #endif /* (CONFIG_CMD_NET) */
 174
 175 /* Environment information */
 176 #define CONFIG_BOOTDELAY                1
 177
 178 #define CONFIG_EXTRA_ENV_SETTINGS \
 179         "loadaddr=0x82000000\0" \
 180         "console=ttyO2,115200n8\0" \
 181         "mtdids=" MTDIDS_DEFAULT "\0" \
 182         "mtdparts=" MTDPARTS_DEFAULT "\0" \
 183         "partition=nand0,3\0"\
 184         "mmcroot=/dev/mmcblk0p2 rw\0" \
 185         "mmcrootfstype=ext3 rootwait\0" \
 186         "nandroot=ubi0:rootfs ro\0" \
 187         "nandrootfstype=ubifs\0" \
 188         "nfspath=/srv/nfs\0" \
 189         "tftpfilename=uImage\0" \
 190         "gatewayip=0.0.0.0\0" \
 191         "mmcargs=setenv bootargs console=${console} " \
 192                 "${mtdparts} " \
 193                 "root=${mmcroot} " \
 194                 "rootfstype=${mmcrootfstype} " \
 195                 "ip=${ipaddr}:${serverip}:${gatewayip}:" \
 196                         "${netmask}:${hostname}::off\0" \
 197         "nandargs=setenv bootargs console=${console} " \
 198                 "${mtdparts} " \
 199                 "ubi.mtd=3 " \
 200                 "root=${nandroot} " \
 201                 "rootfstype=${nandrootfstype} " \
 202                 "ip=${ipaddr}:${serverip}:${gatewayip}:" \
 203                         "${netmask}:${hostname}::off\0" \
 204         "netargs=setenv bootargs console=${console} " \
 205                 "${mtdparts} " \
 206                 "root=/dev/nfs rw " \
 207                 "nfsroot=${serverip}:${nfspath} " \
 208                 "ip=${ipaddr}:${serverip}:${gatewayip}:" \
 209                         "${netmask}:${hostname}::off\0" \
 210         "mmcboot=echo Booting from mmc ...; " \
 211                 "run mmcargs; " \
 212                 "bootm ${loadaddr}\0" \
 213         "nandboot=echo Booting from nand ...; " \
 214                 "run nandargs; " \
 215                 "nand read ${loadaddr} 100000 300000; " \
 216                 "bootm ${loadaddr}\0" \
 217         "netboot=echo Booting from network ...; " \
 218                 "run netargs; " \
 219                 "tftp ${loadaddr} ${serverip}:${tftpfilename}; " \
 220                 "bootm ${loadaddr}\0" \
 221         "resetenv=nand erase e0000 20000\0"\
 222
 223 #define CONFIG_BOOTCOMMAND \
 224         "run nandboot"
 225
 226 #define CONFIG_AUTO_COMPLETE
 227 /*
 228  * Miscellaneous configurable options
 229  */
 230 #define CONFIG_SYS_LONGHELP             /* undef to save memory */
 231 #define CONFIG_SYS_HUSH_PARSER          /* use "hush" command parser */
 232 #define CONFIG_SYS_PROMPT_HUSH_PS2      "> "
 233 #define CONFIG_SYS_PROMPT               "DIG297# "
 234 #define CONFIG_SYS_CBSIZE               256     /* Console I/O Buffer Size */
 235 /* Print Buffer Size */
 236 #define CONFIG_SYS_PBSIZE               (CONFIG_SYS_CBSIZE + \
 237                                         sizeof(CONFIG_SYS_PROMPT) + 16)
 238 #define CONFIG_SYS_MAXARGS              16      /* max number of command args */
 239 /* Boot Argument Buffer Size */
 240 #define CONFIG_SYS_BARGSIZE             (CONFIG_SYS_CBSIZE)
 241
 242 #define CONFIG_SYS_MEMTEST_START        (OMAP34XX_SDRC_CS0)     /* memtest */
 243                                                                 /* works on */
 244 #define CONFIG_SYS_MEMTEST_END          (OMAP34XX_SDRC_CS0 + \
 245                                         0x01F00000) /* 31MB */
 246
 247 #define CONFIG_SYS_LOAD_ADDR            (OMAP34XX_SDRC_CS0)     /* default */
 248                                                         /* load address */
 249
 250 /*
 251  * OMAP3 has 12 GP timers, they can be driven by the system clock
 252  * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
 253  * This rate is divided by a local divisor.
 254  */
 255 #define CONFIG_SYS_TIMERBASE            (OMAP34XX_GPT2)
 256 #define CONFIG_SYS_PTV                  2       /* Divisor: 2^(PTV+1) => 8 */
 257 #define CONFIG_SYS_HZ                   1000
 258
 259 /*-----------------------------------------------------------------------
 260  * Stack sizes
 261  *
 262  * The stack sizes are set up in start.S using the settings below
 263  */
 264 #define CONFIG_STACKSIZE        (128 << 10)     /* regular stack 128 KiB */
 265 #ifdef CONFIG_USE_IRQ
 266 #define CONFIG_STACKSIZE_IRQ    (4 << 10)       /* IRQ stack 4 KiB */
 267 #define CONFIG_STACKSIZE_FIQ    (4 << 10)       /* FIQ stack 4 KiB */
 268 #endif
 269
 270 /*-----------------------------------------------------------------------
 271  * Physical Memory Map
 272  */
 273 #define CONFIG_NR_DRAM_BANKS    2       /* CS1 may or may not be populated */
 274 #define PHYS_SDRAM_1            OMAP34XX_SDRC_CS0
 275 #define PHYS_SDRAM_1_SIZE       (32 << 20)      /* at least 32 MiB */
 276 #define PHYS_SDRAM_2            OMAP34XX_SDRC_CS1
 277
 278 /* SDRAM Bank Allocation method */
 279 #define SDRC_R_B_C              1
 280
 281 /*-----------------------------------------------------------------------
 282  * FLASH and environment organization
 283  */
 284
 285 /* **** PISMO SUPPORT *** */
 286
 287 /* Configure the PISMO */
 288 #define PISMO1_NAND_SIZE                GPMC_SIZE_128M
 289
 290 #define CONFIG_SYS_MONITOR_LEN          (256 << 10)     /* Reserve 2 sectors */
 291
 292 #define CONFIG_SYS_FLASH_BASE           boot_flash_base
 293
 294 /* Monitor at start of flash */
 295 #define CONFIG_SYS_MONITOR_BASE         CONFIG_SYS_FLASH_BASE
 296
 297 #define CONFIG_ENV_IS_IN_NAND
 298 #define SMNAND_ENV_OFFSET               0x0E0000 /* environment starts here */
 299
 300 #define CONFIG_SYS_ENV_SECT_SIZE        (128 << 10)     /* 128 KiB */
 301 #define CONFIG_ENV_OFFSET               SMNAND_ENV_OFFSET
 302 #define CONFIG_ENV_ADDR                 SMNAND_ENV_OFFSET
 303
 304 #define CONFIG_SYS_SDRAM_BASE           PHYS_SDRAM_1
 305 #define CONFIG_SYS_INIT_RAM_ADDR        0x4020f800
 306 #define CONFIG_SYS_INIT_RAM_SIZE        0x800
 307 #define CONFIG_SYS_INIT_SP_ADDR         (CONFIG_SYS_INIT_RAM_ADDR + \
 308                                          CONFIG_SYS_INIT_RAM_SIZE - \
 309                                          GENERATED_GBL_DATA_SIZE)
 310
 311 #endif /* __CONFIG_H */