include/configs/eb_cpu5282.h

   1 /*
   2  * Configuation settings for the BuS EB+CPU5283 boards (aka EB+MCF-EV123)
   3  *
   4  * (C) Copyright 2005-2009 BuS Elektronik GmbH & Co.KG <esw@bus-elektonik.de>
   5  *
   6  * SPDX-License-Identifier:     GPL-2.0+
   7  */
   8
   9 #ifndef _CONFIG_EB_CPU5282_H_
  10 #define _CONFIG_EB_CPU5282_H_
  11
  12 #undef CONFIG_SYS_HALT_BEFOR_RAM_JUMP
  13
  14 /*----------------------------------------------------------------------*
  15  * High Level Configuration Options (easy to change)                    *
  16  *----------------------------------------------------------------------*/
  17
  18 #define CONFIG_MISC_INIT_R
  19
  20 #define CONFIG_MCFUART
  21 #define CONFIG_SYS_UART_PORT            (0)
  22
  23 #undef  CONFIG_MONITOR_IS_IN_RAM                /* starts uboot direct */
  24
  25 #define CONFIG_BOOTCOMMAND "printenv"
  26
  27 /*----------------------------------------------------------------------*
  28  * Options                                                              *
  29  *----------------------------------------------------------------------*/
  30
  31 #define CONFIG_BOOT_RETRY_TIME  -1
  32 #define CONFIG_RESET_TO_RETRY
  33 #define CONFIG_SPLASH_SCREEN
  34
  35 #define CONFIG_HW_WATCHDOG
  36
  37 #define STATUS_LED_ACTIVE               0
  38
  39 /*----------------------------------------------------------------------*
  40  * Configuration for environment                                        *
  41  * Environment is in the second sector of the first 256k of flash       *
  42  *----------------------------------------------------------------------*/
  43
  44 #define CONFIG_ENV_ADDR         0xFF040000
  45 #define CONFIG_ENV_SECT_SIZE    0x00020000
  46 #define CONFIG_ENV_IS_IN_FLASH  1
  47
  48 /*
  49  * BOOTP options
  50  */
  51 #define CONFIG_BOOTP_BOOTFILESIZE
  52 #define CONFIG_BOOTP_BOOTPATH
  53 #define CONFIG_BOOTP_GATEWAY
  54 #define CONFIG_BOOTP_HOSTNAME
  55
  56 /*
  57  * Command line configuration.
  58  */
  59 #define CONFIG_CMDLINE_EDITING
  60
  61 #define CONFIG_MCFTMR
  62
  63 #define CONFIG_SYS_LONGHELP     1
  64
  65 #define CONFIG_SYS_CBSIZE       1024    /* Console I/O Buffer Size      */
  66 #define CONFIG_SYS_PBSIZE       (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
  67 #define CONFIG_SYS_MAXARGS      16      /* max number of command args   */
  68 #define CONFIG_SYS_BARGSIZE     CONFIG_SYS_CBSIZE
  69
  70 #define CONFIG_SYS_LOAD_ADDR            0x20000
  71
  72 #define CONFIG_SYS_MEMTEST_START        0x100000
  73 #define CONFIG_SYS_MEMTEST_END          0x400000
  74 /*#define CONFIG_SYS_DRAM_TEST          1 */
  75 #undef CONFIG_SYS_DRAM_TEST
  76
  77 /*----------------------------------------------------------------------*
  78  * Clock and PLL Configuration                                          *
  79  *----------------------------------------------------------------------*/
  80 #define CONFIG_SYS_CLK                  80000000      /* 8MHz * 8 */
  81
  82 /* PLL Configuration: Ext Clock * 8 (see table 9-4 of MCF user manual) */
  83
  84 #define CONFIG_SYS_MFD          0x02    /* PLL Multiplication Factor Devider */
  85 #define CONFIG_SYS_RFD          0x00    /* PLL Reduce Frecuency Devider */
  86
  87 /*----------------------------------------------------------------------*
  88  * Network                                                              *
  89  *----------------------------------------------------------------------*/
  90
  91 #define CONFIG_MCFFEC
  92 #define CONFIG_MII                      1
  93 #define CONFIG_MII_INIT                 1
  94 #define CONFIG_SYS_DISCOVER_PHY
  95 #define CONFIG_SYS_RX_ETH_BUFFER        8
  96 #define CONFIG_SYS_FAULT_ECHO_LINK_DOWN
  97
  98 #define CONFIG_SYS_FEC0_PINMUX          0
  99 #define CONFIG_SYS_FEC0_MIIBASE         CONFIG_SYS_FEC0_IOBASE
 100 #define MCFFEC_TOUT_LOOP                50000
 101
 102 #define CONFIG_OVERWRITE_ETHADDR_ONCE
 103
 104 /*-------------------------------------------------------------------------
 105  * Low Level Configuration Settings
 106  * (address mappings, register initial values, etc.)
 107  * You should know what you are doing if you make changes here.
 108  *-----------------------------------------------------------------------*/
 109
 110 #define CONFIG_SYS_MBAR                 0x40000000
 111
 112 /*-----------------------------------------------------------------------
 113  * Definitions for initial stack pointer and data area (in DPRAM)
 114  *-----------------------------------------------------------------------*/
 115
 116 #define CONFIG_SYS_INIT_RAM_ADDR        0x20000000
 117 #define CONFIG_SYS_INIT_RAM_SIZE        0x10000
 118 #define CONFIG_SYS_GBL_DATA_OFFSET      \
 119         (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
 120 #define CONFIG_SYS_INIT_SP_OFFSET       CONFIG_SYS_GBL_DATA_OFFSET
 121
 122 /*-----------------------------------------------------------------------
 123  * Start addresses for the final memory configuration
 124  * (Set up by the startup code)
 125  * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
 126  */
 127 #define CONFIG_SYS_SDRAM_BASE0          0x00000000
 128 #define CONFIG_SYS_SDRAM_SIZE0          16      /* SDRAM size in MB */
 129
 130 #define CONFIG_SYS_SDRAM_BASE           CONFIG_SYS_SDRAM_BASE0
 131 #define CONFIG_SYS_SDRAM_SIZE           CONFIG_SYS_SDRAM_SIZE0
 132
 133 #define CONFIG_SYS_MONITOR_LEN          0x20000
 134 #define CONFIG_SYS_MALLOC_LEN           (4 * 1024 * 1024)
 135 #define CONFIG_SYS_BOOTPARAMS_LEN       64*1024
 136
 137 /*
 138  * For booting Linux, the board info and command line data
 139  * have to be in the first 8 MB of memory, since this is
 140  * the maximum mapped by the Linux kernel during initialization ??
 141  */
 142 #define CONFIG_SYS_BOOTMAPSZ    (8 << 20) /* Initial Memory map for Linux */
 143
 144 /*-----------------------------------------------------------------------
 145  * FLASH organization
 146  */
 147 #define CONFIG_FLASH_SHOW_PROGRESS      45
 148
 149 #define CONFIG_SYS_FLASH_BASE           CONFIG_SYS_CS0_BASE
 150 #define CONFIG_SYS_INT_FLASH_BASE       0xF0000000
 151 #define CONFIG_SYS_INT_FLASH_ENABLE     0x21
 152
 153 #define CONFIG_SYS_MAX_FLASH_SECT       128
 154 #define CONFIG_SYS_MAX_FLASH_BANKS      1
 155 #define CONFIG_SYS_FLASH_ERASE_TOUT     10000000
 156 #define CONFIG_SYS_FLASH_PROTECTION
 157
 158 #define CONFIG_SYS_FLASH_CFI
 159 #define CONFIG_FLASH_CFI_DRIVER
 160 #define CONFIG_SYS_FLASH_SIZE           16*1024*1024
 161 #define CONFIG_SYS_FLASH_CFI_WIDTH      FLASH_CFI_16BIT
 162
 163 #define CONFIG_SYS_FLASH_BANKS_LIST     { CONFIG_SYS_FLASH_BASE }
 164
 165 /*-----------------------------------------------------------------------
 166  * Cache Configuration
 167  */
 168 #define CONFIG_SYS_CACHELINE_SIZE       16
 169
 170 #define ICACHE_STATUS                   (CONFIG_SYS_INIT_RAM_ADDR + \
 171                                          CONFIG_SYS_INIT_RAM_SIZE - 8)
 172 #define DCACHE_STATUS                   (CONFIG_SYS_INIT_RAM_ADDR + \
 173                                          CONFIG_SYS_INIT_RAM_SIZE - 4)
 174 #define CONFIG_SYS_ICACHE_INV           (CF_CACR_CINV + CF_CACR_DCM)
 175 #define CONFIG_SYS_CACHE_ACR0           (CONFIG_SYS_SDRAM_BASE | \
 176                                          CF_ADDRMASK(CONFIG_SYS_SDRAM_SIZE) | \
 177                                          CF_ACR_EN | CF_ACR_SM_ALL)
 178 #define CONFIG_SYS_CACHE_ICACR          (CF_CACR_CENB | CF_CACR_DISD | \
 179                                          CF_CACR_CEIB | CF_CACR_DBWE | \
 180                                          CF_CACR_EUSP)
 181
 182 /*-----------------------------------------------------------------------
 183  * Memory bank definitions
 184  */
 185
 186 #define CONFIG_SYS_CS0_BASE             0xFF000000
 187 #define CONFIG_SYS_CS0_CTRL             0x00001980
 188 #define CONFIG_SYS_CS0_MASK             0x00FF0001
 189
 190 #define CONFIG_SYS_CS2_BASE             0xE0000000
 191 #define CONFIG_SYS_CS2_CTRL             0x00001980
 192 #define CONFIG_SYS_CS2_MASK             0x000F0001
 193
 194 #define CONFIG_SYS_CS3_BASE             0xE0100000
 195 #define CONFIG_SYS_CS3_CTRL             0x00001980
 196 #define CONFIG_SYS_CS3_MASK             0x000F0001
 197
 198 /*-----------------------------------------------------------------------
 199  * Port configuration
 200  */
 201 #define CONFIG_SYS_PACNT                0x0000000       /* Port A D[31:24] */
 202 #define CONFIG_SYS_PADDR                0x0000000
 203 #define CONFIG_SYS_PADAT                0x0000000
 204
 205 #define CONFIG_SYS_PBCNT                0x0000000       /* Port B D[23:16] */
 206 #define CONFIG_SYS_PBDDR                0x0000000
 207 #define CONFIG_SYS_PBDAT                0x0000000
 208
 209 #define CONFIG_SYS_PCCNT                0x0000000       /* Port C D[15:08] */
 210 #define CONFIG_SYS_PCDDR                0x0000000
 211 #define CONFIG_SYS_PCDAT                0x0000000
 212
 213 #define CONFIG_SYS_PDCNT                0x0000000       /* Port D D[07:00] */
 214 #define CONFIG_SYS_PCDDR                0x0000000
 215 #define CONFIG_SYS_PCDAT                0x0000000
 216
 217 #define CONFIG_SYS_PASPAR               0x0F0F
 218 #define CONFIG_SYS_PEHLPAR              0xC0
 219 #define CONFIG_SYS_PUAPAR               0x0F
 220 #define CONFIG_SYS_DDRUA                0x05
 221 #define CONFIG_SYS_PJPAR                0xFF
 222
 223 /*-----------------------------------------------------------------------
 224  * I2C
 225  */
 226
 227 #define CONFIG_SYS_I2C
 228 #define CONFIG_SYS_I2C_FSL
 229
 230 #define CONFIG_SYS_FSL_I2C_OFFSET       0x00000300
 231 #define CONFIG_SYS_IMMR                 CONFIG_SYS_MBAR
 232
 233 #define CONFIG_SYS_FSL_I2C_SPEED        100000
 234 #define CONFIG_SYS_FSL_I2C_SLAVE        0
 235
 236 #ifdef CONFIG_CMD_DATE
 237 #define CONFIG_RTC_DS1338
 238 #define CONFIG_I2C_RTC_ADDR             0x68
 239 #endif
 240
 241 /*-----------------------------------------------------------------------
 242  * VIDEO configuration
 243  */
 244
 245 #ifdef CONFIG_VIDEO
 246 #define CONFIG_VIDEO_VCXK                       1
 247
 248 #define CONFIG_SYS_VCXK_DEFAULT_LINEALIGN       2
 249 #define CONFIG_SYS_VCXK_DOUBLEBUFFERED          1
 250 #define CONFIG_SYS_VCXK_BASE                    CONFIG_SYS_CS2_BASE
 251
 252 #define CONFIG_SYS_VCXK_ACKNOWLEDGE_PORT        MCFGPTB_GPTPORT
 253 #define CONFIG_SYS_VCXK_ACKNOWLEDGE_DDR         MCFGPTB_GPTDDR
 254 #define CONFIG_SYS_VCXK_ACKNOWLEDGE_PIN         0x0001
 255
 256 #define CONFIG_SYS_VCXK_ENABLE_PORT             MCFGPTB_GPTPORT
 257 #define CONFIG_SYS_VCXK_ENABLE_DDR              MCFGPTB_GPTDDR
 258 #define CONFIG_SYS_VCXK_ENABLE_PIN              0x0002
 259
 260 #define CONFIG_SYS_VCXK_REQUEST_PORT            MCFGPTB_GPTPORT
 261 #define CONFIG_SYS_VCXK_REQUEST_DDR             MCFGPTB_GPTDDR
 262 #define CONFIG_SYS_VCXK_REQUEST_PIN             0x0004
 263
 264 #define CONFIG_SYS_VCXK_INVERT_PORT             MCFGPIO_PORTE
 265 #define CONFIG_SYS_VCXK_INVERT_DDR              MCFGPIO_DDRE
 266 #define CONFIG_SYS_VCXK_INVERT_PIN              MCFGPIO_PORT2
 267
 268 #endif /* CONFIG_VIDEO */
 269 #endif  /* _CONFIG_M5282EVB_H */
 270 /*---------------------------------------------------------------------*/