]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/gose.h
c08e73ac691d3104cf8943d21059999fcfc62011
[people/ms/u-boot.git] / include / configs / gose.h
1 /*
2 * include/configs/gose.h
3 *
4 * Copyright (C) 2014 Renesas Electronics Corporation
5 *
6 * SPDX-License-Identifier: GPL-2.0
7 */
8
9 #ifndef __GOSE_H
10 #define __GOSE_H
11
12 #undef DEBUG
13 #define CONFIG_R8A7793
14 #define CONFIG_RMOBILE_BOARD_STRING "Gose"
15
16 #include "rcar-gen2-common.h"
17
18 #if defined(CONFIG_RMOBILE_EXTRAM_BOOT)
19 #define CONFIG_SYS_TEXT_BASE 0x70000000
20 #else
21 #define CONFIG_SYS_TEXT_BASE 0xE6304000
22 #endif
23
24 /* STACK */
25 #if defined(CONFIG_RMOBILE_EXTRAM_BOOT)
26 #define CONFIG_SYS_INIT_SP_ADDR 0x7003FFFC
27 #else
28 #define CONFIG_SYS_INIT_SP_ADDR 0xE633FFFC
29 #endif
30
31 #define STACK_AREA_SIZE 0xC000
32 #define LOW_LEVEL_MERAM_STACK \
33 (CONFIG_SYS_INIT_SP_ADDR + STACK_AREA_SIZE - 4)
34
35 /* MEMORY */
36 #define RCAR_GEN2_SDRAM_BASE 0x40000000
37 #define RCAR_GEN2_SDRAM_SIZE 0x40000000
38 #define RCAR_GEN2_UBOOT_SDRAM_SIZE 0x20000000
39
40 /* SCIF */
41 #define CONFIG_SCIF_CONSOLE
42
43 /* FLASH */
44 #define CONFIG_SYS_NO_FLASH
45 #define CONFIG_SPI
46 #define CONFIG_SH_QSPI
47 #define CONFIG_SPI_FLASH_SPANSION
48
49 /* SH Ether */
50 #define CONFIG_SH_ETHER
51 #define CONFIG_SH_ETHER_USE_PORT 0
52 #define CONFIG_SH_ETHER_PHY_ADDR 0x1
53 #define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
54 #define CONFIG_SH_ETHER_CACHE_WRITEBACK
55 #define CONFIG_SH_ETHER_CACHE_INVALIDATE
56 #define CONFIG_PHYLIB
57 #define CONFIG_PHY_MICREL
58 #define CONFIG_BITBANGMII
59 #define CONFIG_BITBANGMII_MULTI
60 #define CONFIG_SH_ETHER_ALIGNE_SIZE 64
61
62 /* Board Clock */
63 #define RMOBILE_XTAL_CLK 20000000u
64 #define CONFIG_SYS_CLK_FREQ RMOBILE_XTAL_CLK
65 #define CONFIG_SH_TMU_CLK_FREQ (CONFIG_SYS_CLK_FREQ / 2)
66 #define CONFIG_SYS_TMU_CLK_DIV 4
67
68 /* I2C */
69 #define CONFIG_SYS_I2C
70 #define CONFIG_SYS_I2C_SH
71 #define CONFIG_SYS_I2C_SLAVE 0x7F
72 #define CONFIG_SYS_I2C_SH_NUM_CONTROLLERS 3
73 #define CONFIG_SYS_I2C_SH_SPEED0 400000
74 #define CONFIG_SYS_I2C_SH_SPEED1 400000
75 #define CONFIG_SYS_I2C_SH_SPEED2 400000
76 #define CONFIG_SH_I2C_DATA_HIGH 4
77 #define CONFIG_SH_I2C_DATA_LOW 5
78 #define CONFIG_SH_I2C_CLOCK 10000000
79
80 #define CONFIG_SYS_I2C_POWERIC_ADDR 0x58 /* da9063 */
81
82 /* USB */
83 #define CONFIG_USB_STORAGE
84 #define CONFIG_USB_EHCI
85 #define CONFIG_USB_EHCI_RMOBILE
86 #define CONFIG_USB_MAX_CONTROLLER_COUNT 2
87
88 /* Module stop status bits */
89 /* INTC-RT */
90 #define CONFIG_SMSTP0_ENA 0x00400000
91 /* MSIF */
92 #define CONFIG_SMSTP2_ENA 0x00002000
93 /* INTC-SYS, IRQC */
94 #define CONFIG_SMSTP4_ENA 0x00000180
95 /* SCIF0 */
96 #define CONFIG_SMSTP7_ENA 0x00200000
97
98 /* SDHI */
99 #define CONFIG_MMC
100 #define CONFIG_CMD_MMC
101 #define CONFIG_GENERIC_MMC
102 #define CONFIG_SH_SDHI_FREQ 97500000
103
104 #endif /* __GOSE_H */